R
Key Feature Differences from Commercial XC Devices
•
AEC-Q100 device qualification and full production part
approval process (PPAP) documentation support
available in both extended temperature I- and
Q-Grades
Guaranteed to meet full electrical specification over the
T
J
= –40°C to +125°C temperature range (Q-Grade)
XA Spartan-3E devices are available in the -4 speed
grade only.
PCI-66 is not supported in the XA Spartan-3E FPGA
product line.
The readback feature is not supported in the XA
•
•
•
•
•
•
Spartan-3E FPGA product line.
XA Spartan-3E devices are available in Step 1 only.
JTAG configuration frequency reduced from 30 MHz to
25 MHz.
Platform Flash is not supported within the XA family.
XA Spartan-3E devices are available in Pb-free
packaging only.
MultiBoot is not supported in XA versions of this
product.
The XA Spartan-3E device must be power cycled prior
to reconfiguration.
•
•
•
•
Table 1:
Summary of XA Spartan-3E FPGA Attributes
Equivalent
Logic
Rows Columns
Cells
2,160
5,508
10,476
19,512
33,192
22
34
46
60
76
16
26
34
46
58
CLB Array
(One CLB = Four Slices)
Total
CLBs
240
612
1,164
2,168
3,688
Total
Slices
960
2,448
4,656
8,672
14,752
Distributed
RAM bits
(1)
15K
38K
73K
136K
231K
Block
RAM
bits
(1)
72K
216K
360K
504K
648K
Maximum
Maximum Differential
I/O Pairs
User I/O
108
172
190
304
376
40
68
77
124
156
Device
XA3S100E
XA3S250E
XA3S500E
XA3S1200E
XA3S1600E
System
Gates
100K
250K
500K
1200K
1600K
Dedicated
Multipliers DCMs
4
12
20
28
36
2
4
4
8
8
Notes:
1.
By convention, one Kb is equivalent to 1,024 bits.
Architectural Overview
The XA Spartan-3E family architecture consists of five fun-
damental programmable functional elements:
•
Configurable Logic Blocks (CLBs)
contain flexible
Look-Up Tables (LUTs) that implement logic plus
storage elements used as flip-flops or latches. CLBs
perform a wide variety of logical functions as well as
store data.
Input/Output Blocks (IOBs)
control the flow of data
between the I/O pins and the internal logic of the
device. Each IOB supports bidirectional data flow plus
3-state operation. Supports a variety of signal
standards, including four high-performance differential
standards. Double Data-Rate (DDR) registers are
included.
Block RAM
provides data storage in the form of
18-Kbit dual-port blocks.
Multiplier Blocks
accept two 18-bit binary numbers as
inputs and calculate the product.
•
Digital Clock Manager (DCM) Blocks
provide
self-calibrating, fully digital solutions for distributing,
delaying, multiplying, dividing, and phase-shifting clock
signals.
•
These elements are organized as shown in
A ring
of IOBs surrounds a regular array of CLBs. Each device has
two columns of block RAM except for the XA3S100E, which
has one column. Each RAM column consists of several
18-Kbit RAM blocks. Each block RAM is associated with a
dedicated multiplier. The DCMs are positioned in the center
with two at the top and two at the bottom of the device. The
XA3S100E has only one DCM at the top and bottom, while
the XA3S1200E and XA3S1600E add two DCMs in the mid-
dle of the left and right sides.
The XA Spartan-3E family features a rich network of traces
that interconnect all five functional elements, transmitting
signals among them. Each functional element has an asso-
ciated switch matrix that permits multiple connections to the
routing.
•
•
DS635 (v2.0) September 9, 2009
Product Specification
2
XILINX [ XILINX, INC ]
