R
Platform Flash XL High-Density Configuration and Storage Device
(1,2)
Table 45: Bank and Erase Block Region 2 Information
Offset
Data
01h
00h
Description
Number of identical banks within Bank Region 2
(P+32)h = 13Ch
(P+33)h = 13Dh
Number of program or erase operations allowed in Bank Region 2:
(P+34)h = 13Eh
11h
00h
Bits 0–3: Number of simultaneous program operations
Bits 4–7: Number of simultaneous erase operations
Number of program or erase operations allowed in other banks while a bank in this region is
programming
(P+35)h = 13Fh
Bits 0–3: Number of simultaneous program operations
Bits 4–7: Number of simultaneous erase operations
Number of program or erase operations allowed in other banks while a bank in this region is
erasing
(P+36)h = 140h
(P+37)h = 141h
00h
02h
Bits 0–3: Number of simultaneous program operations
Bits 4–7: Number of simultaneous erase operations
Types of erase block regions in Bank Region 2 n = number of erase block regions with
contiguous same-sized erase blocks. Symmetrically blocked banks have one blocking
region.(2)
(P+38)h = 142h
(P+39)h = 143h
(P+3A)h = 144h
(P+3B)h = 145h
(P+3C)h = 146h
(P+3D)h = 147h
06h
00h
00h
02h
64h
00h
Bank Region 2 Erase Block Type 1 Information
Bits 0–15: n+1 = number of identical-sized erase blocks
Bits 16–31: n×256 = number of bytes in erase block region
Bank Region 2 (Erase Block Type 1)
Minimum block erase cycles × 1000
Bank Region 2 (Erase Block Type 1): Bits per cell, internal ECC
Bits 0–3: bits per cell in erase region
Bit 4: reserved for “internal ECC used”
Bits 5–7: reserved
(P+3E)h = 148h
01h
Bank Region 2 (Erase Block Type 1):Page mode and Synchronous mode capabilities (defined
in Table 42, page 68)
Bit 0: Page-mode reads permitted
Bit 1: Synchronous reads permitted
Bit 2: Synchronous writes permitted
Bits 3–7: reserved
(P+3F)h = 149h
03h
(P+40)h = 14Ah
(P+41)h = 14Bh
(P+42)h = 14Ch
(P+43)h = 14Dh
(P+44)h = 14Eh
(P+45)h = 14Fh
03h
00h
80h
00h
64h
00h
Bank Region 2 Erase Block Type 2 Information
Bits 0–15: n+1 = number of identical-sized erase blocks
Bits 16–31: n×256 = number of bytes in erase block region
Bank Region 2 (Erase Block Type 2)
Minimum block erase cycles × 1000
Bank Region 2 (Erase Block Type 2): Bits per cell, internal ECC
Bits 0-3: bits per cell in erase region
Bit 4: reserved for “internal ECC used”
Bits 5–7: reserved
(P+46)h = 150h
01h
Bank Region 2 (Erase Block Type 2): Page mode and Synchronous mode capabilities (defined
in Table 42, page 68)
Bit 0: Page-mode reads permitted
Bit 1: Synchronous reads permitted
Bit 2: Synchronous writes permitted
Bits 3–7: reserved
(P+47)h = 151h
03h
(P+48)h = 152h
(P+49)h = 153h
–
–
Feature Space definitions
Reserved
Notes:
1. The variable P is a pointer which is defined at CFI offset 015h.
2. Bank Regions. There are two Bank Regions, see Table 35, page 61.
DS617 (v3.0.1) January 07, 2010
www.xilinx.com
Product Specification
68
XILINX [ XILINX, INC ]
