X9221
Acknowledge
The next four bits of the slave address are the device
address. The physical device address is defined by the
state of the A0-A3 inputs. The X9221 compares the
serial data stream with the address input state; a suc-
cessful compare of all four address bits is required for
the X9221 to respond with an acknowledge.
Acknowledge is a software convention used to provide
a positive handshake between the master and slave
devices on the bus to indicate the successful receipt of
data. The transmitting device, either the master or the
slave, will release the SDA bus after transmitting eight
bits. The master generates a ninth clock cycle and
during this period the receiver pulls the SDA line LOW to
acknowledge that it successfully received the eight bits
of data. See Figure 7.
Acknowledge Polling
The disabling of the inputs, during the internal non-
volatile write operation, can be used to take advantage
2
of the typical 5ms E PROM write cycle time. Once the
The X9221 will respond with an acknowledge after
recognitionofastartconditionanditsslaveaddressand
once again after successful receipt of the command
byte. If the command is followed by a data byte the
X9221 will respond with a final acknowledge.
stop condition is issued to indicate the end of the
nonvolatile write command the X9221 initiates the inter-
nalwritecycle.ACKpollingcanbeinitiatedimmediately.
This involves issuing the start condition followed by the
device slave address. If the X9221 is still busy with the
writeoperationnoACKwillbereturned. IftheX9221has
completed the write operation an ACK will be returned
and the master can then proceed with the next
operation.
Array Description
The X9221 is comprised of two resistor arrays. Each
array contains 63 discrete resistive segments that are
connectedinseries.Thephysicalendsofeacharrayare
equivalent to the fixed terminals of a mechanical poten-
Flow 1. ACK Polling Sequence
tiometer (V and V inputs).
H
L
NONVOLATILE WRITE
COMMAND COMPLETED
ENTER ACK POLLING
At both ends of each array and between each resistor
segment is a FET switch connected to the wiper (V )
W
output. Withineachindividualarrayonlyoneswitchmay
be turned on at a time. These switches are controlled by
the Wiper Counter Register (WCR). The six least signifi-
cant bits of the WCR are decoded to select, and enable,
one of sixty-four switches.
ISSUE
START
ISSUE SLAVE
ISSUE STOP
The WCR may be written directly, or it can be changed
by transferring the contents of one of four associated
data registers into the WCR. These data registers and
the WCR can be read and written by the host system.
ADDRESS
ACK
NO
RETURNED?
Device Addressing
YES
Following a start condition the master must output the
address of the slave it is accessing. The most significant
four bits of the slave address are the device type
identifier (refer to Figure 1 below). For the X9221 this is
fixed as 0101[B].
NO
FURTHER
OPERATION?
YES
Figure 1. Slave Address
ISSUE
INSTRUCTION
ISSUE STOP
PROCEED
DEVICE TYPE
IDENTIFIER
0
1
0
1
A3
A2
A1
A0
PROCEED
DEVICE ADDRESS
3079 ILL F18
3079 ILL F08
3
XICOR [ XICOR INC. ]
