欢迎访问ic37.com |
会员登录 免费注册
发布采购

X25057M-2.7 参数 Datasheet PDF下载

X25057M-2.7图片预览
型号: X25057M-2.7
PDF下载: 下载PDF文件 查看货源
内容描述: 5MHz的低功耗SPI串行è 2 PROM与IDLock⑩记忆 [5MHz Low Power SPI Serial E 2 PROM with IDLock⑩ Memory]
分类和应用: 存储内存集成电路光电二极管可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
文件页数/大小: 16 页 / 76 K
品牌: XICOR [ XICOR INC. ]
 浏览型号X25057M-2.7的Datasheet PDF文件第5页浏览型号X25057M-2.7的Datasheet PDF文件第6页浏览型号X25057M-2.7的Datasheet PDF文件第7页浏览型号X25057M-2.7的Datasheet PDF文件第8页浏览型号X25057M-2.7的Datasheet PDF文件第10页浏览型号X25057M-2.7的Datasheet PDF文件第11页浏览型号X25057M-2.7的Datasheet PDF文件第12页浏览型号X25057M-2.7的Datasheet PDF文件第13页  
X25057  
CAPACITANCE T = +25°C, f = 1MHz, V = 5.0V.  
A
CC  
Symbol  
Parameter  
Max.  
Units  
pF  
Conditions  
= 0V  
(3)  
OUT  
C
C
Output Capacitance (SO)  
8
6
V
OUT  
(3)  
IN  
Input Capacitance (SCK, SI, CS, WP)  
pF  
V
= 0V  
IN  
7033 FRM T08  
A.C. TEST CONDITIONS  
EQUIVALENT A.C. LOAD CIRCUIT  
Input Pulse Levels  
V
V
x 0.1 to  
CC  
5V  
3.3V  
2V  
x 0.9  
CC  
Input Rise and Fall  
Times  
10ns  
2061Ω  
OUTPUT  
3025Ω  
2696Ω  
OUTPUT  
5288Ω  
2800Ω  
OUTPUT  
5600Ω  
Input and Output  
Timing Level  
V
X 0.5  
CC  
30pF  
30pF  
30pF  
7033 FRM T09  
7033 FRM F09.1  
A.C. CHARACTERISTICS (Over the recommended operating conditions, unless otherwise specified.)  
Data Input Timing  
Symbol  
Parameter  
Clock Frequency  
Voltage  
Min.  
Max.  
Units  
f
t
t
t
t
t
2.7V–5.5V  
1.8V–3.6V  
0
5
3.3  
MHz  
SCK  
Cycle Time  
2.7V–5.5V  
1.8V–3.6V  
200  
300  
ns  
ns  
ns  
ns  
ns  
CYC  
LEAD  
LAG  
WH  
CS Lead Time  
CS Lag Time  
2.7V–5.5V  
1.8V–3.6V  
100  
150  
2.7V–5.5V  
1.8V–3.6V  
100  
150  
Clock HIGH Time  
Clock LOW Time  
2.7V–5.5V  
1.8V–3.6V  
80  
130  
2.7V–5.5V  
1.8V–3.6V  
80  
130  
WL  
t
t
t
t
t
t
Data Setup Time  
Data Hold Time  
Data In Rise Time  
Data In Fall Time  
CS Deselect Time  
Write Cycle Time  
20  
20  
ns  
ns  
µs  
µs  
ns  
SU  
H
(3)  
RI  
2
2
(3)  
FI  
100  
CS  
(4)  
10  
ms  
WC  
7033 FRM T10  
Notes: (3) This parameter is periodically sampled and not 100% tested.  
(4) t is the time from the rising edge of CS after a valid write sequence has been sent to the end of the self-timed internal nonvolatile  
WC  
write cycle.  
9