欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8904CGEFL/V 参数 Datasheet PDF下载

WM8904CGEFL/V图片预览
型号: WM8904CGEFL/V
PDF下载: 下载PDF文件 查看货源
内容描述: 超低功耗编解码器用于便携式音频应用 [Ultra Low Power CODEC for Portable Audio Applications]
分类和应用: 解码器编解码器电信集成电路便携式PC
文件页数/大小: 188 页 / 1824 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8904CGEFL/V的Datasheet PDF文件第156页浏览型号WM8904CGEFL/V的Datasheet PDF文件第157页浏览型号WM8904CGEFL/V的Datasheet PDF文件第158页浏览型号WM8904CGEFL/V的Datasheet PDF文件第159页浏览型号WM8904CGEFL/V的Datasheet PDF文件第161页浏览型号WM8904CGEFL/V的Datasheet PDF文件第162页浏览型号WM8904CGEFL/V的Datasheet PDF文件第163页浏览型号WM8904CGEFL/V的Datasheet PDF文件第164页  
WM8904  
Pre-Production  
REGISTER  
ADDRESS  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
REFER TO  
Selects input for left headphone output MUX  
0 = Left DAC  
Output Signal  
Paths Enable  
R61 (3Dh)  
Analogue  
OUT12 ZC  
3
HPL_BYP_EN  
A
0
1 = Left input PGA (Analogue bypass)  
Selects input for right headphone output MUX  
0 = Right DAC  
Output Signal  
Paths Enable  
2
1
0
HPR_BYP_EN  
A
0
0
0
1 = Right input PGA (Analogue bypass)  
Selects input for left line output MUX  
0 = Left DAC  
Output Signal  
Paths Enable  
LINEOUTL_BY  
P_ENA  
1 = Left input PGA (Analogue bypass)  
Selects input for right line output MUX  
0 = Right DAC  
Output Signal  
Paths Enable  
LINEOUTR_BY  
P_ENA  
1 = Right input PGA (Analogue bypass)  
Register 3Dh Analogue OUT12 ZC  
REGISTER  
ADDRESS  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
REFER TO  
DC Servo enable for LINEOUTR  
0 = disabled  
DC Servo  
R67 (43h)  
DC Servo 0  
3
DCS_ENA_CH  
AN_3  
0
1 = enabled  
DC Servo enable for LINEOUTL  
0 = disabled  
DC Servo  
DC Servo  
DC Servo  
2
1
0
DCS_ENA_CH  
AN_2  
0
0
0
1 = enabled  
DC Servo enable for HPOUTR  
0 = disabled  
DCS_ENA_CH  
AN_1  
1 = enabled  
DC Servo enable for HPOUTL  
0 = disabled  
DCS_ENA_CH  
AN_0  
1 = enabled  
Register 43h DC Servo 0  
REGISTER  
ADDRESS  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
REFER TO  
Writing 1 to this bit selects a single DC offset correction DC Servo  
for LINEOUTR.  
R68 (44h)  
DC Servo 1  
15  
DCS_TRIG_SI  
NGLE_3  
0
In readback, a value of 1 indicates that the DC Servo  
single correction is in progress.  
Writing 1 to this bit selects a single DC offset correction DC Servo  
for LINEOUTL.  
14  
13  
12  
11  
DCS_TRIG_SI  
NGLE_2  
0
0
0
0
In readback, a value of 1 indicates that the DC Servo  
single correction is in progress.  
Writing 1 to this bit selects a single DC offset correction DC Servo  
for HPOUTR.  
DCS_TRIG_SI  
NGLE_1  
In readback, a value of 1 indicates that the DC Servo  
single correction is in progress.  
Writing 1 to this bit selects a single DC offset correction DC Servo  
for HPOUTL.  
DCS_TRIG_SI  
NGLE_0  
In readback, a value of 1 indicates that the DC Servo  
single correction is in progress.  
Writing 1 to this bit selects a series of DC offset  
corrections for LINEOUTR.  
DC Servo  
DCS_TRIG_SE  
RIES_3  
In readback, a value of 1 indicates that the DC Servo  
DAC Write correction is in progress.  
PP, Rev 3.3, September 2012  
160  
w
 复制成功!