欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8775SEDS 参数 Datasheet PDF下载

WM8775SEDS图片预览
型号: WM8775SEDS
PDF下载: 下载PDF文件 查看货源
内容描述: 带4通道I / P多路复用器24位96 kHz的ADC [24 BIT 96 KHZ ADC WITH 4 CHANNEL I/P MULTIPLEXER]
分类和应用: 复用器
文件页数/大小: 36 页 / 346 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8775SEDS的Datasheet PDF文件第8页浏览型号WM8775SEDS的Datasheet PDF文件第9页浏览型号WM8775SEDS的Datasheet PDF文件第10页浏览型号WM8775SEDS的Datasheet PDF文件第11页浏览型号WM8775SEDS的Datasheet PDF文件第13页浏览型号WM8775SEDS的Datasheet PDF文件第14页浏览型号WM8775SEDS的Datasheet PDF文件第15页浏览型号WM8775SEDS的Datasheet PDF文件第16页  
WM8775  
Product Preview  
DEVICE DESCRIPTION  
INTRODUCTION  
WM8775 is a stereo audio ADC, with a flexible four input multiplexor. It is available in a single  
package and controlled by either a 3-wire or a 2-wire interface.  
The input multiplexor to the ADC is configured to allow large signal levels to be input to the ADC,  
using external resistors to reduce the amplitude of larger signals to within the normal operating range  
of the ADC. The ADC has an analogue input PGA and a digital gain control, accessed by one  
register write. The input PGA allows input signals to be gained up to +24dB and attenuated down to -  
21dB in 0.5dB steps. The digital gain control allows attenuation from -21.5dB to -103dB in 0.5dB  
steps. This allows the user maximum flexibility in the use of the ADC.  
The Audio Interface may be configured to operate in either master or slave mode. In Slave mode  
ADCLRC and BCLK are all inputs. In Master mode ADCLRC and BCLK are outputs. The audio data  
interface supports right, left and I2S interface formats along with a highly flexible DSP serial port  
interface. Operation using system clock of 256fs, 384fs, 512fs or 768fs is provided. In Slave mode  
selection between clock rates is automatically controlled. In master mode the master clock to sample  
rate ratio is set by control bit ADCRATE. Master clock sample rates (fs) from less than 32kHz up to  
96kHz are allowed, provided the appropriate system clock is input.  
Control of internal functionality of the device is by 3-wire SPI compatible or 2-wire serial control  
interface. Either interface may be asynchronous to the audio data interface as control data will be re-  
synchronised to the audio processing internally. CE, CL, DI and MODE are 5V tolerant with TTL input  
thresholds, allowing the WM8775 to used with DVDD = 3.3V and be controlled by a controller with 5V  
output.  
AUDIO DATA SAMPLING RATES  
In a typical digital audio system there is only one central clock source producing a reference clock to  
which all audio data processing is synchronised. This clock is often referred to as the audio system’s  
Master Clock. The external master system clock can be applied directly through the MCLK input pin  
with no software configuration necessary. In a system where there are a number of possible sources  
for the reference clock it is recommended that the clock source with the lowest jitter be used to  
optimise the performance of the ADC.  
The master clock for WM8775 supports ADC audio sampling rates from 256fs to 768fs, where fs is  
the audio sampling frequency (ADCLRC) typically 32kHz, 44.1kHz, 48kHz or 96kHz. The master  
clock is used to operate the digital filters and the noise shaping circuits.  
In Slave mode, the WM8775 has a master detection circuit that automatically determines the  
relationship between the master clock frequency and the sampling rate (to within +/- 32 system  
clocks). If there is a greater than 32 clocks error the interface is disabled and maintains the output  
level at the last sample. The master clock must be synchronised with ADCLRC, although the  
WM8775 is tolerant of phase variations or jitter on this clock. Table 6 shows the typical master clock  
frequency inputs for the WM8775.  
The signal processing for the WM8775 typically operates at an oversampling rate of 128fs. For ADC  
operation at 96kHz, it is recommended that the user set the ADCOSR bit. This changes the ADC  
signal processing oversample rate to 64fs.  
SAMPLING  
RATE  
System Clock Frequency (MHz)  
256fs  
384fs  
512fs  
768fs  
(ADCLRC)  
32kHz  
44.1kHz  
48kHz  
8.192  
11.2896  
12.288  
24.576  
12.288  
16.9340  
18.432  
36.864  
16.384  
22.5792  
24.576  
24.576  
33.8688  
36.864  
96kHz  
Unavailable Unavailable  
Table 6 System Clock Frequencies Versus Sampling Rate  
PP Rev 1.8, June 2004  
12  
w