Production Data
WM8501
HIGH PERFORMANCE MODE
On the rising edge of ENABLE, the DEEMPH pin is sampled. If it is low the device powers up
normally. If it is high the device goes into a high performance and high power consumption state.
Once ENABLE is high, DEEMPH controls the selection of the de-emphasis filter.
INPUT AUDIO FORMAT SELECTION
FORMAT (pin 13) controls the data input format.
FORMAT
INPUT DATA MODE
16 bit right justified
16–24 bit I2S
0
1
Table 2 Input Audio Format Selection
Notes:
1. In 16-24 bit I2S mode, any data from 16-24 bits or more is supported provided that LRCLK is
high for a minimum of data width BCLKs and low for a minimum of data width BCLKs,
unless Note 2. For data widths greater than 24 bits, the LSB’s will be truncated and the
most significant 24 bits will be used by the internal processing.
2. If exactly 16 BCLK cycles occur in both the low and high period of LRCLK the WM8501 will
assume the data is 16-bit and accept the data accordingly.
INPUT DSP FORMAT SELECTION
FORMAT
50% LRCLK DUTY CYCLE
LRCLK of 4 BCLK or Less Duration
0
16 bit
DSP format –mode B
(MSB-first, right justified)
1
I2S format up to 24 bit
DSP format –mode A
(Philips serial data protocol)
Table 3 DSP Interface Formats
DE-EMPHASIS CONTROL
DEEMPH (pin 12) is an input control for selection of de-emphasis filtering to be applied.
DEEMPH
DE-EMPHASIS
0
Off
On
1
Table 4 De-emphasis Control
PD, Rev 4.2, July 2009
13
w
WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
