欢迎访问ic37.com |
会员登录 免费注册
发布采购

W83697 参数 Datasheet PDF下载

W83697图片预览
型号: W83697
PDF下载: 下载PDF文件 查看货源
内容描述: WINBOND I / O [WINBOND I/O]
分类和应用:
文件页数/大小: 167 页 / 1048 K
品牌: WINBOND [ WINBOND ]
 浏览型号W83697的Datasheet PDF文件第24页浏览型号W83697的Datasheet PDF文件第25页浏览型号W83697的Datasheet PDF文件第26页浏览型号W83697的Datasheet PDF文件第27页浏览型号W83697的Datasheet PDF文件第29页浏览型号W83697的Datasheet PDF文件第30页浏览型号W83697的Datasheet PDF文件第31页浏览型号W83697的Datasheet PDF文件第32页  
W83697HF/F  
3. FDC FUNCTIONAL DESCRIPTION  
3.1 W83697HF FDC  
The floppy disk controller of the W83697HF integrates all of the logic required for floppy disk control.  
The FDC implements a PC/AT or PS/2 solution. All programmable options default to compatible  
values. The FIFO provides better system performance in multi-master systems. The digital data  
separator supports up to 2 M bits/sec data rate.  
The FDC includes the following blocks: AT interface, Precompensation, Data Rate Selection, Digital  
Data Separator, FIFO, and FDC Core.  
3.1.1 AT interface  
The interface consists of the standard asynchronous signals:  
, WR#, A0-A3, IRQ, DMA control, and  
RD#  
a data bus. The address lines select between the configuration registers, the FIFO and control/status  
registers. This interface can be switched between PC/AT, Model 30, or PS/2 normal modes. The PS/2  
register sets are a superset of the registers found in a PC/AT.  
3.1.2 FIFO (Data)  
The FIFO is 16 bytes in size and has programmable threshold values. All command parameter  
information and disk data transfers go through the FIFO. Data transfers are governed by the RQM and  
DIO bits in the Main Status Register.  
The FIFO defaults to disabled mode after any form of reset. This maintains PC/AT hardware  
compatibility. The default values can be changed through the CONFIGURE command. The advantage of  
the FIFO is that it allows the system a larger DMA latency without causing disk errors. The following  
tables give several examples of the delays with a FIFO. The data are based upon the following formula:  
THRESHOLD # ´ (1/DATA/RATE) *8 - 1.5 mS = DELAY  
FIFO THRESHOLD  
MAXIMUM DELAY TO SERVICING AT 500K BPS  
Data Rate  
1 Byte  
2 Byte  
8 Byte  
15 Byte  
1 ´ 16 mS - 1.5 mS = 14.5 mS  
2 ´ 16 mS - 1.5 mS = 30.5 mS  
8 ´ 16 mS - 1.5 mS = 6.5 mS  
15 ´ 16 mS - 1.5 mS = 238.5 mS  
FIFO THRESHOLD  
MAXIMUM DELAY TO SERVICING AT 1M BPS  
Data Rate  
1 Byte  
2 Byte  
8 Byte  
1 ´ 8 mS - 1.5 mS = 6.5 mS  
2 ´ 8 mS - 1.5 mS = 14.5 mS  
8 ´ 8 mS - 1.5 mS = 62.5 mS  
15 ´ 8 mS - 1.5 mS = 118.5 mS  
15 Byte  
Publication Release Date: Feb. 2002  
- 19 -  
Revision 0.70  
 复制成功!