欢迎访问ic37.com |
会员登录 免费注册
发布采购

W83601G 参数 Datasheet PDF下载

W83601G图片预览
型号: W83601G
PDF下载: 下载PDF文件 查看货源
内容描述: GPI / O IC [GPI/O IC]
分类和应用: 并行IO端口微控制器和处理器外围集成电路光电二极管
文件页数/大小: 19 页 / 387 K
品牌: WINBOND [ WINBOND ]
 浏览型号W83601G的Datasheet PDF文件第3页浏览型号W83601G的Datasheet PDF文件第4页浏览型号W83601G的Datasheet PDF文件第5页浏览型号W83601G的Datasheet PDF文件第6页浏览型号W83601G的Datasheet PDF文件第8页浏览型号W83601G的Datasheet PDF文件第9页浏览型号W83601G的Datasheet PDF文件第10页浏览型号W83601G的Datasheet PDF文件第11页  
W83601R/G  
7.2 W83601R/G REGISTER DESCRIPTIONS  
CR00 (GP Port 1: Input port Data Register, Default 0x--, Read Only)  
This register is a data port for input only. It reflects the incoming logic levels of the pins defined as an  
input mode by CR03. The data will be inverted by CR02.  
Bit 7 ~ 0: GP17 ~ GP10 Input Data Port.  
CR01 (GP Port 1: Output port Data Register, Default 0x00, Read/Write)  
This register is a data port for output only. It reflects the outgoing logic levels of the pins defined as an  
output mode by CR03. This register will reflect the value of output Flip-flop during a read access. The  
output data style will be inverted or changed by CR02 or CR04.  
Bit 7 ~ 0: GP17 ~ GP10 Output Data Port.  
CR02 (GP Port 1: Polarity Inversion Register, Default 0xf0, Read / Write)  
This register enables polarity inversion of pins defined as input or output by CR03.  
When set to "1", the incoming/outgoing port value is inverted.  
When set to "0", the incoming/outgoing port value is the same as in data register.  
Bit 7 ~ 0: GP17 ~ GP10 Polarity Inversion Register.  
CR03 (GP Port 1: Input/Output Configuration Register, Default 0xff, Read / Write)  
This register selects Input or Output mode of pins.  
When set to "1", respective GPIO port is programmed as an input port.  
When set to "0", respective GPIO port is programmed as an output port.  
Bit 7 ~ 0: GP17 ~ GP10 Input/Output Configuration Register.  
CR04 (GP Port 1: Output Style Control Register, Default 0x00, Read / Write)  
This register selects Output style of pins as level or pulse.  
When set to "1", respective GPIO port is programmed as a pulse signal.  
When set to "0", respective GPIO port is programmed as a level signal.  
Bit 7 ~ 0: GP17 ~ GP10 Output Style Control Register.  
CR05 (GP Port 1: Input latched data Register, Default 0x--, Read Only)  
This register will latch Port 1 data while power on or RST# pin low, which is controlled by CR14h bit 0.  
Bit 7 ~ 0: GP17 ~ GP10 Input latched data.  
CR06-07 Reserved Register  
Publication Release Date: December 12, 2007  
- 7 -  
Revision 1.2