欢迎访问ic37.com |
会员登录 免费注册
发布采购

W83195CG-382 参数 Datasheet PDF下载

W83195CG-382图片预览
型号: W83195CG-382
PDF下载: 下载PDF文件 查看货源
内容描述: 华邦时钟发生器 [Winbond Clock Generator]
分类和应用: 晶体时钟发生器微控制器和处理器外围集成电路光电二极管
文件页数/大小: 27 页 / 255 K
品牌: WINBOND [ WINBOND ]
 浏览型号W83195CG-382的Datasheet PDF文件第15页浏览型号W83195CG-382的Datasheet PDF文件第16页浏览型号W83195CG-382的Datasheet PDF文件第17页浏览型号W83195CG-382的Datasheet PDF文件第18页浏览型号W83195CG-382的Datasheet PDF文件第20页浏览型号W83195CG-382的Datasheet PDF文件第21页浏览型号W83195CG-382的Datasheet PDF文件第22页浏览型号W83195CG-382的Datasheet PDF文件第23页  
W83195WG-382/W83195CG-382  
STEPLESS FOR ATI K8 CLOCK GENERATOR  
4
3
SRC_FS<1>  
SRC_FS<0>  
0
0
CPU1 center skew control  
Skew resolution is 300ps  
2
1
0
CENTERSKEW<2>  
CENTERSKEW<1>  
CENTERSKEW<0>  
1
0
0
R/W  
The decision of skew direction is same as  
CENTERSKEW<2:0> setting  
7.21 Register 20: ( Default : 88h )  
AFFECTED  
BIT  
PWD  
FUNCTION DESCRIPTION  
TYPE  
PIN/FUNCTION NAME(S)  
Reserved  
SEC<6>  
7
6
5
4
3
2
1
0
1
0
0
0
1
0
0
0
Reserved  
R/W  
R/W  
SEC<5>  
Setting the down count depth (Failure decision).  
One bit resolution represent 250ms. Default time  
depth is 8*250ms = 2.0 second. If the watchdog  
timer is counting, this register will return present  
down count value.  
SEC<4>  
SEC<3>  
SEC<2>  
SEC<1>  
SEC<0>  
7.22 Register 21: ( Default : ECh )  
AFFECTED PIN/  
FUNCTION NAME(S)  
BIT  
PWD  
FUNCTION DESCRIPTION  
TYPE  
7
Reserved  
1
Reserved  
R/W  
CPU align with SRC  
1 : Enable  
0 : Disable  
6
5
CPU2SRC_SYNC  
CPU2PCI_SYNC  
1
1
R/W  
CPU align with PCI  
1 : Enable  
0 : Disable  
4
3
2
1
0
Reserved  
0
1
1
0
0
Reserved  
Reserved  
R/W  
R/W  
R/W  
Reserved  
CPU1 to SRC skew control  
Skew resolution is 300ps  
SRCSKEW<2>  
SRCSKEW<1>  
SRCSKEW<0>  
R/W  
R/W  
The decision of skew direction is same as  
SRCSKEW<2:0> setting  
Publication Release Date: Feb 2006  
Revision 0.6  
- 15 -