欢迎访问ic37.com |
会员登录 免费注册
发布采购

W78E365A40DL 参数 Datasheet PDF下载

W78E365A40DL图片预览
型号: W78E365A40DL
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器 [8-BIT MICROCONTROLLER]
分类和应用: 微控制器和处理器外围集成电路光电二极管时钟
文件页数/大小: 43 页 / 420 K
品牌: WINBOND [ WINBOND ]
 浏览型号W78E365A40DL的Datasheet PDF文件第7页浏览型号W78E365A40DL的Datasheet PDF文件第8页浏览型号W78E365A40DL的Datasheet PDF文件第9页浏览型号W78E365A40DL的Datasheet PDF文件第10页浏览型号W78E365A40DL的Datasheet PDF文件第12页浏览型号W78E365A40DL的Datasheet PDF文件第13页浏览型号W78E365A40DL的Datasheet PDF文件第14页浏览型号W78E365A40DL的Datasheet PDF文件第15页  
W78E365/W78E365A  
6.6.1 Port Options Register  
Bit:  
7
-
6
-
5
-
4
-
3
-
2
-
1
-
0
P0UP  
Mnemonic: POR  
Address: 86H  
P0UP: Enable Port 0 weak up. The pins of Port 0 can be configured with either the open drain or  
standard port with internal pull-up. By the default, Port 0 is an open drain bi-directional I/O port. When  
the P0UP bit in the POR register is set, the pins of port 0 will perform a bi-directional I/O port with  
internal pull-up that is structurally the same Port2.  
6.6.2 INT2 /INT3  
Two additional external interrupts, INT2 and INT3 , whose functions are similar to those of external  
interrupt 0 and 1 in the standard 80C52. The functions/status of these interrupts are  
determined/shown by the bits in the XICON (External Interrupt Control) register. The XICON register is  
bit-addressable but is not a standard register in the standard 80C52. Its address is at 0C0H. To  
set/clear bits in the XICON register, one can use the "SETB ( CLR ) bit" instruction. For example,  
"SETB 0C2H" sets the EX2 bit of XICON.  
XICON - external interrupt control (C0H)  
PX3  
EX3  
IE3  
IT3  
PX2  
EX2  
IE2  
IT2  
PX3: External interrupt 3 priority high if set  
EX3: External interrupt 3 enable if set  
IE3: If IT3 = 1, IE3 is set/cleared automatically by hardware when interrupt is detected/serviced  
IT3: External interrupt 3 is falling-edge/low-level triggered when this bit is set/cleared by software  
PX2: External interrupt 2 priority high if set  
EX2: External interrupt 2 enable if set  
IE2: If IT2 = 1, IE2 is set/cleared automatically by hardware when interrupt is detected/serviced  
IT2: External interrupt 2 is falling-edge/low-level triggered when this bit is set/cleared by software  
Publication Release Date: January 10, 2007  
- 11 -  
Revision A9