欢迎访问ic37.com |
会员登录 免费注册
发布采购

W78C032C40DL 参数 Datasheet PDF下载

W78C032C40DL图片预览
型号: W78C032C40DL
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器 [8-BIT MICROCONTROLLER]
分类和应用: 微控制器和处理器外围集成电路光电二极管时钟
文件页数/大小: 18 页 / 225 K
品牌: WINBOND [ WINBOND ]
 浏览型号W78C032C40DL的Datasheet PDF文件第1页浏览型号W78C032C40DL的Datasheet PDF文件第2页浏览型号W78C032C40DL的Datasheet PDF文件第3页浏览型号W78C032C40DL的Datasheet PDF文件第5页浏览型号W78C032C40DL的Datasheet PDF文件第6页浏览型号W78C032C40DL的Datasheet PDF文件第7页浏览型号W78C032C40DL的Datasheet PDF文件第8页浏览型号W78C032C40DL的Datasheet PDF文件第9页  
W78C32C/W78C032C  
4. PIN DESCRIPTION  
P0.0P0.7  
Port 0, Bits 0 through 7. Port 0 is a bidirectional I/O port. This port also provides a multiplexed low  
order address/data bus during accesses to external memory.  
P1.0P1.7  
Port 1, Bits 0 through 7. Port 1 is a bidirectional I/O port with internal pull-ups. Pins P1.0 and P1.1 also  
serve as T2 (Timer 2 external input) and T2EX (Timer 2 capture/reload trigger), respectively.  
P2.0P2.7  
Port 2, Bits 0 through 7. Port 2 is a bidirectional I/O port with internal pull-ups. This port also provides  
the upper address bits for accesses to external memory.  
P3.0P3.7  
Port 3, Bits 0 through 7. Port 3 is a bidirectional I/O port with internal pull-ups. All bits have alternate  
functions, which are described below:  
PIN  
P3.0  
P3.1  
P3.2  
ALTERNATE FUNCTION  
RXD Serial Receive Data  
TXD Serial Transmit Data  
INT0 External Interrupt 0  
P3.3  
INT1 External Interrupt 1  
T0 Timer 0 Input  
P3.4  
P3.5  
P3.6  
T1 Timer 1 Input  
WR Data Write Strobe  
RD Data Read Strobe  
P3.7  
EA  
External Address Input, active low. This pin forces the processor to execute out of external ROM. This  
pin should be kept low for all W78C032C operations.  
RST  
Reset Input, active high. This pin resets the processor. It must be kept high for at least two machine  
cycles in order to be recognized by the processor.  
ALE  
Address Latch Enable Output, active high. ALE is used to enable the address latch that separates the  
address from the data on Port 0. ALE runs at 1/6th of the oscillator frequency. A single ALE pulse is  
skipped during external data memory accesses. ALE goes to a high state during reset with a weak  
pull-up.  
- 4 -  
 
 复制成功!