W25Q20BWSNIP 参数 Datasheet PDF下载

W25Q20BW

8.1.10

Quad Enable (QE)

The Quad Enable (QE) bit is a non-volatile read/write bit in the status register (S9) that allows Quad SPI

operation. When the QE bit is set to a 0 state (factory default), the /WP pin and /HOLD are enabled.

When the QE bit is set to a 1, the Quad IO2 and IO3 pins are enabled.

WARNING: The QE bit should never be set to a 1 during standard SPI or Dual SPI operation if the

/WP or /HOLD pins are tied directly to the power supply or ground.

S7

SRP0

STATUS REGISTER PROTECT 0

(non-volatile)

SECTOR PROTECT

(non-volatile)

TOP/BOTTOM PROTECT

(non-volatile)

BLOCK PROTECT BITS

(non-volatile)

WRITE ENABLE LATCH

ERASE/WRITE IN PROGRESS

S6

SEC

S5

TB

S4

BP2

S3

BP1

S2

BP0

S1

S0

WEL BUSY

Figure 3a. Status Register-1

S15

SUS

SUSPEND STATUS

COMPLEMENT PROTECT

(non-volatile)

SECURITY REGISTER LOCK BITS

(non-volatile OTP)

QUAD ENABLE

(non-volatile)

STATUS REGISTER PROTECT 1

(non-volatile)

S14

CMP

S13

LB3

S12

LB2

S11

LB1

S10

LB0

S9

QE

S8

SRP1

Figure 3b. Status Register-2

- 13 -

Publication Release Date: January 25, 2011

Preliminary - Revision B