欢迎访问ic37.com |
会员登录 免费注册
发布采购

W25Q128BV 参数 Datasheet PDF下载

W25Q128BV图片预览
型号: W25Q128BV
PDF下载: 下载PDF文件 查看货源
内容描述: 具有双路和四路SPI 3V 128M位串行闪存 [3V 128M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI]
分类和应用: 闪存
文件页数/大小: 74 页 / 756 K
品牌: WINBOND [ WINBOND ]
 浏览型号W25Q128BV的Datasheet PDF文件第49页浏览型号W25Q128BV的Datasheet PDF文件第50页浏览型号W25Q128BV的Datasheet PDF文件第51页浏览型号W25Q128BV的Datasheet PDF文件第52页浏览型号W25Q128BV的Datasheet PDF文件第54页浏览型号W25Q128BV的Datasheet PDF文件第55页浏览型号W25Q128BV的Datasheet PDF文件第56页浏览型号W25Q128BV的Datasheet PDF文件第57页  
W25Q128BV  
7.2.33 Read Manufacturer / Device ID Quad I/O (94h)  
The Read Manufacturer / Device ID Quad I/O instruction is an alternative to the Read Manufacturer /  
Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID  
at 4x speed.  
The Read Manufacturer / Device ID Quad I/O instruction is similar to the Fast Read Quad I/O instruction.  
The instruction is initiated by driving the /CS pin low and shifting the instruction code “94h” followed by a  
24-bit address (A23-A0) of 000000h, 8-bit Continuous Read Mode Bits and then four clock dummy cycles,  
with the capability to input the Address bits four bits per clock. After which, the Manufacturer ID for  
Winbond (EFh) and the Device ID are shifted out four bits per clock on the falling edge of CLK with most  
significant bit (MSB) first as shown in Figure 31. The Device ID values for the W25Q128BV is listed in  
Manufacturer and Device Identification table. If the 24-bit address is initially set to 000001h the Device ID  
will be read first and then followed by the Manufacturer ID. The Manufacturer and Device IDs can be read  
continuously, alternating from one to the other. The instruction is completed by driving /CS high.  
/CS  
Mode 3  
Mode 0  
0
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19 20 21 22 23  
CLK  
A7-0  
(00h)  
IOs switch from  
Input to Output  
A23-16  
A15-8  
M7-0  
Dummy  
Dummy  
Instruction (94h)  
4
5
6
7
0
1
2
3
4
0
1
2
3
4
0
1
2
3
4
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
0
1
2
3
IO0  
IO1  
IO2  
IO3  
High Impedance  
High Impedance  
High Impedance  
5
6
7
5
6
7
5
6
7
MFR ID Device ID  
/CS  
23 24 25 26 27 28 29 30  
Mode 3  
Mode 0  
CLK  
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
0
1
2
3
IO0  
IO1  
IO2  
IO3  
MFR ID Device ID MFR ID Device ID  
(repeat) (repeat) (repeat) (repeat)  
Figure 31. Read Manufacturer / Device ID Quad I/O Diagram  
Note:  
The “Continuous Read Mode” bits M7-0 must be set to Fxh to be compatible with Fast Read Quad I/O instruction.  
Publication Release Date: April 01, 2011  
Revision E  
- 53 -  
 
 复制成功!