欢迎访问ic37.com |
会员登录 免费注册
发布采购

WED7P064CFA8000C25 参数 Datasheet PDF下载

WED7P064CFA8000C25图片预览
型号: WED7P064CFA8000C25
PDF下载: 下载PDF文件 查看货源
内容描述: CompactFlashTM卡 [CompactFlashTM Card]
分类和应用: 闪存存储内存集成电路
文件页数/大小: 11 页 / 239 K
品牌: WEDC [ WHITE ELECTRONIC DESIGNS CORPORATION ]
 浏览型号WED7P064CFA8000C25的Datasheet PDF文件第3页浏览型号WED7P064CFA8000C25的Datasheet PDF文件第4页浏览型号WED7P064CFA8000C25的Datasheet PDF文件第5页浏览型号WED7P064CFA8000C25的Datasheet PDF文件第6页浏览型号WED7P064CFA8000C25的Datasheet PDF文件第8页浏览型号WED7P064CFA8000C25的Datasheet PDF文件第9页浏览型号WED7P064CFA8000C25的Datasheet PDF文件第10页浏览型号WED7P064CFA8000C25的Datasheet PDF文件第11页  
WED7PxxxCFA80xxC25  
White Electronic Designs  
AC CHARACTERISTICS (cont'd):  
I/O Input (Read) Timing Specification  
Item  
Symbol  
td(IORD)  
IEEE Symbol  
tIGLQV  
Min ns.  
Max ns.  
100  
Data Delay after IORD  
Data Hold following IORD  
IORD Width Time  
Address Setup before IORD  
Address Hold following IORD  
CE Setup before IORD  
CE Hold following IORD  
REG Setup before IORD  
REG Hold following IORD  
INPACK Delay Falling from IORD  
INPACK Delay Rising from IORD  
IOIS16 Delay Falling from Address  
IOIS16 Delay Rising from Address  
Wait Delay Falling from IORD  
Data Delay from Wait Rising  
Wait Width Time  
th(IORD)  
tw(IORD)  
tsuA(IORD)  
thA(IORD)  
tIGHQX  
tIGLIGH  
tAVIGL  
tIGHAX  
tELIGL  
0
165  
70  
20  
5
20  
5
0
tsuCE(IORD)  
thCE(IORD)  
tsuREG(IORD)  
thREG(IORD)  
tdfINPACK(IORD)  
tdrINPACK(IORD)  
tdfIOIS16(ADR)  
tdrIOIS16(ADR)  
tdWT(IORD)  
td(WT)  
tIGHEH  
tRGLIGL  
tIGHRGH  
tIGLIAL  
tIGHIAH  
tAVISL  
0
45  
45  
35  
35  
35  
0
tAVISH  
tIGLWTL  
tWTHQV  
tWTLWTH  
tw(WT)  
350 (3000 for CF+)  
Note: Maximum load on WAIT#, INPACK# and I0IS16# is 1 LSTTL with 50pF total load. All times are in nanoseconds. Minimum time from WAIT# high to IORD# high is Onsec,  
but minimum IORD# width must still be met. Dout signifies data provided by the CompactFlash Storage Card or CF+ Card to the system. Wait Width time meets PCMCIA  
specification of 12ps but is intentionally less in this spec.  
I/O Output (Write) Timing Specification  
Item  
Symbol  
tsu(IOWR)  
th(IOWR)  
tw(IOWR)  
tsuA(IOWR)  
thA(IOWR)  
tsuCE(IOWR)  
thCE(IOWR)  
tsuREG(IOWR)  
thREG(IOWR)  
tdfIOIS16(ADR)  
tdrIOIS16(ADR)  
tdWT(IOWR)  
tdrIOWR(WT)  
tw(WT)  
IEEE Symbol  
tDVIWH  
Min ns.  
Max ns.  
Data Setup before IOWR  
Data Hold following IOWR  
IOWR Width Time  
60  
30  
165  
70  
20  
5
20  
5
0
tIWHDX  
tIWLIWH  
tAVIWL  
tIWHAX  
tELIWL  
Address Setup before IOWR  
Address Hold following IOWR  
CE Setup before IOWR  
CE Hold following IOWR  
REG Setup before IOWR  
REG Hold following IOWR  
IOIS16 Delay Falling from Address  
IOIS16 Delay Rising from Address  
Wait Delay Falling from IOWR  
IOWR high from Wait high  
Wait Width Time  
tIWHEH  
tRGLIWL  
tIWHRGH  
tAVISL  
35  
35  
35  
tAVISH  
tIWLWTL  
tWTJIWH  
tWTLWTH  
0
350 (3000for CF+)  
Note: The maximum load on WAIT#, INPACK#, and I0IS16# is 1 LSTTL with 50pF total load. All times are in nanoseconds. Minimum time from WAIT# high to IOWR# high is Onsec,  
but minimum IOWR# width must still be met. Din signifies data provided by the system to the CompactFlash Storage Card or CF+ Card. The Wait Width time meets the PCMCIA  
specification of 12ps but is intentionally less in this specification.  
White Electronic Designs Corp. reserves the right to change products or specifications without notice.  
July 2005  
Rev. 1  
7
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com