Preliminary
VG4632321A
524,288x32x2-Bit
CMOS Synchronous Graphic RAM
VIS
Figure 17.2. Auto Precharge after Write Burst (Burst Length = 4, CAS Latency = 2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22
CLK
t
CK2
CKE
High
CS
RAS
CAS
WE
DSF
BS
RAz
RAz
RAx
RAx
RBx
RBx
RBy
RBy
A9
CAx
CAz
CAy
CBx
CBy
A0 ~ A8
DQM
DQ
Hi-Z
DAz2
DAz1
DBy3
DAx3
DBy0 DBy1 DBy2
DAz3
DAx0 DAx1 DAx2
DBx0
DAz0
DBx1
DAy3
DAy1 DAy2
DBx2 DBx3
DAy0
Write with
Auto Precharge
Command
Activate
Command
Bank B
Activate
Write
Command
Bank A
Activate
Command
Bank B
Activate
Write with
Command
Write with
Command
Bank A
Write with
Auto Precharge
Command
Bank A
Auto Precharge
Command
Bank B
Bank A
Bank B
Auto Precharge
Command
Bank A
Document:
Rev.1
Page38
VML [ VANGUARD INTERNATIONAL SEMICONDUCTOR ]
