VSC8201DL
RGMII Single 3.3v Supply Implementation Methods
Method I - Standard RGMII Implementation
In this mode the Internal Clock Delay feature of the PHY is not enabled. See MII Register 23.8 for more information.
Board Layout
1.5ns-2ns PCB trace additional PCB trace delay
VDDIO=3.0 - 3.6v
VDDIO=3.0 - 3.6v
RXC
RX_CTL
RD3
RD2
RD1
RD0
VSC8201
MAC
TD3
TD2
TD1
TD0
TX_CTL
TXC
1.5ns-2ns PCB trace additional PCB trace delay
Benefits
Does not require an external 2.5v supply, thereby reducing overall system cost.
Drawbacks
•
•
Needs extra board space for the additional trace delays on the RXC and TXC traces.
Rev. 1.6.3 - 9/29/04
VITESSE - CONFIDENTIAL & PROPRIETARY - DO NOT COPY WITHOUT PERMISSION
- Page 12 of 21 -
VITESSE [ VITESSE SEMICONDUCTOR CORPORATION ]
