欢迎访问ic37.com |
会员登录 免费注册
发布采购

VSC7135QN 参数 Datasheet PDF下载

VSC7135QN图片预览
型号: VSC7135QN
PDF下载: 下载PDF文件 查看货源
内容描述: 1.25Gbits /秒的千兆以太网收发器 [1.25Gbits/sec Gigabit Ethernet Transceiver]
分类和应用: 网络接口电信集成电路电信电路以太网以太网:16GBASE-T
文件页数/大小: 16 页 / 125 K
品牌: VITESSE [ VITESSE SEMICONDUCTOR CORPORATION ]
 浏览型号VSC7135QN的Datasheet PDF文件第8页浏览型号VSC7135QN的Datasheet PDF文件第9页浏览型号VSC7135QN的Datasheet PDF文件第10页浏览型号VSC7135QN的Datasheet PDF文件第11页浏览型号VSC7135QN的Datasheet PDF文件第13页浏览型号VSC7135QN的Datasheet PDF文件第14页浏览型号VSC7135QN的Datasheet PDF文件第15页浏览型号VSC7135QN的Datasheet PDF文件第16页  
VITESSE  
SEMICONDUCTOR CORPORATION  
Data Sheet  
1.25Gbits/sec  
Gigabit Ethernet Transceiver  
VSC7135  
Pin #  
Name  
Description  
INPUT - TTL  
19  
EWRAP  
LOW for Normal Operation. When HIGH, an internal loopback path from the  
transmitter to the receiver is enabled and the TX outputs are held HIGH.  
INPUTS - Differential PECL (AC Coupling recommended)  
54, 52  
31, 30  
24  
RX+, RX-  
The serial receive data inputs selected when EWRAP is LOW. Internally biased tot  
VDD/2, with 3.3Kresistors from each input pin to VDD and GND.  
OUTPUT - Complementary TTL  
Recovered clocks derived from one twentieth of the RX+/- data stream. Each rising  
transition of RCLK or RCLKN corresponds to a new word on R0:9.  
RCLK,  
RCLKN  
INPUT - TTL  
EN_CDET  
COMDET  
Enables COMDET and word resynchronization when HIGH. When LOW, keeps  
current word alignment and disables COMDET.  
OUTPUT - TTL  
This output goes HIGH for half of an RCLK period to indicate that R0:9 contains a  
Comma Character (‘0011111XXX’). COMDET will go HIGH only during a cycle  
when RCLKN is rising. COMDET is enabled by EN_CDET being HIGH.  
47  
TEST1  
TEST2  
TEST3  
INPUT  
18,20,23  
26  
These signals are used for factory test. For normal operation, tie to VDD.  
OUTPUT  
TEST4  
This signal is used for factory test. For normal operation, leave open.  
57  
58  
VDDANA  
VSSANA  
Analog Power Supply  
Analog Ground  
5, 10, 28,  
50, 55, 59  
VDDD  
VSSD  
Digital Logic Power Supply  
Digital Logic Ground  
1, 14, 15,  
21, 25,  
51, 56  
29, 37, 42  
32, 33, 46  
53, 60, 63  
VDDT  
VSST  
VDDP  
TTL Output Power Supply  
TTL Output Ground  
PECL I/O Power Supply  
16,17,27,  
48,49,64  
N/C  
No Connection. These pins are not internally connected.  
Page 12  
VITESSE SEMICONDUCTOR CORPORATION  
741 Calle Plano, Camarillo, CA 93012 • 805/388-3700 • FAX: 805/987-5896  
G52146-0, Rev. 4.0  
5/28/98