VITESSE
SEMICONDUCTOR CORPORATION
Preliminary Datasheet
500 Mb/s Video
Shift Register IC
VSC6424
Figure 8: Blanking Timing (Internal Timing)
CLK
t
cyci
CLKOUT
CLKE
tcco
CLKT
D1
D2
D3
SB<0:39>
H/VBLANK
t
bls
t
blh
2 cycles
n cycles
DOUT<0:7>
D0
D0
D0
D2
D2
Figure 9: Address Interface / Output Enable Timing
CLK
AEN
taes
taeh
B1
B0
B2
A<0:4>
OEN
tas tah
D1
D0
D0
D0
B0
B1
B2
DOUT<0:7>
toed
G52236-0, Rev 3.0
7/13/99
VITESSE SEMICONDUCTOR CORPORATION
741 Calle Plano, Camarillo, CA 93012 • 805/388-3700 • FAX: 805/987-5896
Page 11