DG417L/418L/419L
Vishay Siliconix
SCHEMATIC DIAGRAM (TYPICAL CHANNEL)
V+
S
V
L
V-
V
IN
Level
Shift/
Drive
V+
GND
D
V-
Figure 1.
TEST CIRCUITS
V
L
V+
Logic
Input
Switch
Output
V
OUT
R
L
300
W
C
L
35 pF
V
INH
V
INL
50%
t
r
<5 ns
t
f
<5 ns
t
OFF
Switch
Input
V
IN
V
L
NO or NC
IN
GND
V+
COM
V
OUT
90%
0.9 x V
OUT
V-
Switch
Output
0V
t
ON
V-
C
L
(includes fixture and stray capacitance)
V
OUT
= V
IN
R
L
R
L
+ r
ON
Note:
Logic input waveform is inverted for switches that
have the opposite logic sense control
Figure 2.
Switching Time
V
L
V+
Logic
Input
V
O
R
L
300
W
C
L
35 pF
V
INH
V
INL
t
r
<5 ns
t
f
<5 ns
V
L
V
NO
V
NC
NO
NC
IN
GND
V+
COM
V
NC
= V
NO
V
O
Switch
Output
0V
90%
V-
t
D
t
D
V-
C
L
(includes fixture and stray capacitance)
Figure 3.
Break-Before-Make (DG419L)
Document Number: 71763
S-03423—Rev. C, 03-Mar-03
www.vishay.com
7