欢迎访问ic37.com |
会员登录 免费注册
发布采购

TA2024B 参数 Datasheet PDF下载

TA2024B图片预览
型号: TA2024B
PDF下载: 下载PDF文件 查看货源
内容描述: 立体声15W ( 4з ) CLASS- T⑩数字音频功放采用数字电源PROCESSING⑩技术 [STEREO 15W (4з) CLASS-T⑩ DIGITAL AUDIO AMPLIFIER USING DIGITAL POWER PROCESSING⑩ TECHNOLOGY]
分类和应用: 放大器
文件页数/大小: 14 页 / 539 K
品牌: TRIPATH [ TRIPATH TECHNOLOGY INC. ]
 浏览型号TA2024B的Datasheet PDF文件第4页浏览型号TA2024B的Datasheet PDF文件第5页浏览型号TA2024B的Datasheet PDF文件第6页浏览型号TA2024B的Datasheet PDF文件第7页浏览型号TA2024B的Datasheet PDF文件第9页浏览型号TA2024B的Datasheet PDF文件第10页浏览型号TA2024B的Datasheet PDF文件第11页浏览型号TA2024B的Datasheet PDF文件第12页  
Tripath Technology, Inc. - Technical Information  
A P P L I C A T I O N I N F O R M A T I O N  
L ayo u t R e co m m en d a t i o n s  
The TA2024B is a power (high current) amplifier that operates at relatively high switching  
frequencies. The outputs of the amplifier switch between the supply voltage and ground at high  
speeds while driving high currents. This high-frequency digital signal is passed through an LC  
low-pass filter to recover the amplified audio signal. Since the amplifier must drive the inductive  
LC output filter and speaker loads, the amplifier outputs can be pulled above the supply voltage  
and below ground by the energy in the output inductance. To avoid subjecting the TA2024B to  
potentially damaging voltage stress, it is critical to have a good printed circuit board layout. It is  
recommended that Tripath’s layout and application circuit be used for all applications and only be  
deviated from after careful analysis of the effects of any changes. Please contact Tripath  
Technology for further information regarding reference design material regarding the TA2024B.  
O u t pu t S t ag e l ayo u t C o n si d erat i o n s an d C o m p o n ent S el ect i o n C r i t eri a  
Proper PCB layout and component selection is a major step in designing a reliable TA2024B  
power amplifier. The supply pins require proper decoupling with correctly chosen components to  
achieve optimal reliability. The output pins need proper protection to keep the outputs from going  
below ground.  
The above layout shows ideal component placement and routing for channel 1 (the same design  
criteria applies to channel 2). This shows that C3, a 0.1uF surface mount 0805 capacitor, should  
be the first component placed and must decouple VDD1 (pins 29 and 30) directly to PGND1  
(pin35). C2, a low ESR, electrolytic capacitor, should also decouple VDD1 directly to PGND1.  
Both C2 and C3 may decouple VDD1 to a ground plane, but it is critical that the return path to the  
PGND1 pin of the TA2024B, whether it is a ground plane or a trace, be a short and direct low  
impedance path. Effectively decoupling VDD will shunt any power supply trace length inductance.  
The diodes and inductors shown are for channel 1’s outputs. D1 and L2 connect to the OUTP1  
pin and D2 and L3 connect to the OUTM1 pin of the TA2024B. Each output must have a Schottky  
or Ultra Fast Recovery diode placed near the TA2024B, preferably immediately after the  
decoupling capacitors and use short returns to PGND1. These low side diodes, D1 and D2, will  
prevent the outputs from going below ground. To be optimally effective they must have a short  
and direct return path to its proper ground pin (PGND1) of the TA2024B. This can be achieved  
with a ground plane or a trace.  
The output inductors, L2 and L3, should be placed close to the TA2024B without compromising  
the locations of the closely placed supply decoupling capacitors and output diodes. The purpose  
8
TA2024B –KL/1.2/01.06  
 复制成功!