欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMC5031_16 参数 Datasheet PDF下载

TMC5031_16图片预览
型号: TMC5031_16
PDF下载: 下载PDF文件 查看货源
内容描述: [POWER DRIVER FOR STEPPER MOTORS]
分类和应用: 驱动
文件页数/大小: 74 页 / 2003 K
品牌: TRINAMIC [ TRINAMIC MOTION CONTROL GMBH & CO. KG. ]
 浏览型号TMC5031_16的Datasheet PDF文件第24页浏览型号TMC5031_16的Datasheet PDF文件第25页浏览型号TMC5031_16的Datasheet PDF文件第26页浏览型号TMC5031_16的Datasheet PDF文件第27页浏览型号TMC5031_16的Datasheet PDF文件第29页浏览型号TMC5031_16的Datasheet PDF文件第30页浏览型号TMC5031_16的Datasheet PDF文件第31页浏览型号TMC5031_16的Datasheet PDF文件第32页  
TMC5031 DATASHEET (Rev. 1.11 / 2016-APR-28)  
28  
5.3.2 CHOPCONF Chopper Configuration  
0X6C, 0X7C: CHOPCONF CHOPPER CONFIGURATION  
Bit Name  
Function  
Comment  
-
reserved  
set to 0  
31  
diss2g  
short to GND  
protection disable  
0: Short to GND protection is on  
1: Short to GND protection is disabled  
30  
-
reserved  
reserved  
reserved  
reserved  
reserved  
set to 0  
set to 0  
set to 0  
set to 0  
set to 0  
set to 0  
29  
-
28  
-
27  
-
26  
-
25  
-
reserved  
SYNC  
24  
sync3  
This register allows synchronization of the chopper for  
23  
PWM synchronization both phases of a two phase motor in order to avoid the  
clock  
sync2  
22  
occurrence of a beat, especially at low motor velocities.  
It is automatically switched off above VHIGH.  
%0000: Chopper sync function chopSync off  
%0001 … %1111:  
sync1  
21  
sync0  
20  
Synchronization with fSYNC = fCLK/(sync*64)  
Hint: Set TOFF to a low value, so that the chopper cycle  
is ended, before the next sync clock pulse occurs. Set for  
the double desired chopper frequency for chm=0, for the  
desired base chopper frequency for chm=1.  
vhighchm high velocity chopper This bit enables switching to chm=1 and fd=0, when  
19  
mode  
VHIGH is exceeded. This way, a higher velocity can be  
achieved. Can be combined with vhighfs=1. If set, the  
TOFF setting automatically becomes doubled during  
high velocity operation in order to avoid doubling of  
the chopper frequency.  
vhighfs  
vsense  
high velocity fullstep This bit enables switching to fullstep, when VHIGH is  
18  
17  
selection  
exceeded. Switching takes place only at 45° position.  
The fullstep target current uses the current value from  
the microstep table at the 45° position.  
sense resistor voltage 0: Low sensitivity, high sense resistor voltage  
based current scaling  
1: High sensitivity, low sense resistor voltage  
tbl1  
tbl0  
chm  
TBL  
%00 … %11:  
16  
15  
14  
blank time select  
Set comparator blank time to 16, 24, 36 or 54 clocks  
Hint: %10 is recommended for most applications  
chopper mode  
0
1
Standard mode (spreadCycle)  
Constant off time with fast decay time.  
Fast decay time is also terminated when the  
negative nominal current is reached. Fast decay is  
after on time.  
rndtf  
disfdcc  
fd3  
random TOFF time  
fast decay mode  
TFD [3]  
0
1
Chopper off time is fixed as set by TOFF  
Random mode, TOFF is random modulated by  
dNCLK= -12 … +3 clocks.  
13  
12  
11  
chm=1:  
disfdcc=1 disables current comparator usage for termi-  
nation of the fast decay cycle  
chm=1:  
MSB of fast decay time setting TFD  
www.trinamic.com  
 复制成功!