欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMC2100-TA 参数 Datasheet PDF下载

TMC2100-TA图片预览
型号: TMC2100-TA
PDF下载: 下载PDF文件 查看货源
内容描述: [POWER DRIVER FOR STEPPER MOTORS]
分类和应用: 驱动
文件页数/大小: 48 页 / 1547 K
品牌: TRINAMIC [ TRINAMIC MOTION CONTROL GMBH & CO. KG. ]
 浏览型号TMC2100-TA的Datasheet PDF文件第4页浏览型号TMC2100-TA的Datasheet PDF文件第5页浏览型号TMC2100-TA的Datasheet PDF文件第6页浏览型号TMC2100-TA的Datasheet PDF文件第7页浏览型号TMC2100-TA的Datasheet PDF文件第9页浏览型号TMC2100-TA的Datasheet PDF文件第10页浏览型号TMC2100-TA的Datasheet PDF文件第11页浏览型号TMC2100-TA的Datasheet PDF文件第12页  
TMC2100 DATASHEET (Rev. 1.07 / 2017-MAY-15)  
8
3 Operation  
STEP/DIR inputs control the driver. The TMC2100 works in spreadCycle mode or stealthChop mode. It  
provides microstep interpolation and automatic standstill current reduction. ERROR signals driver error  
and INDEX signals the microstep table index position (low active open drain outputs).  
22n  
63V  
100n  
16V  
+VM  
Optional use lower  
voltage down to 6V  
+VM  
VS  
VSA  
5V Voltage  
regulator  
100n  
100n  
100µF  
charge pump  
Full Bridge A  
Step&Dir input  
with microPlyer  
DAC Reference  
IREF  
5VOUT  
100n  
4.7µ  
2R2  
VCC  
OA1  
OA2  
470n  
N
stepper  
motor  
CFG0  
CFG1  
CFG2  
CFG3  
CFG4  
CFG5  
S
Use low inductivity SMD  
type, e.g. 1206, 0.5W  
Configuration  
interface  
with TRISTATE  
detection  
TRISTATE configuration  
(GND, VCC_IO or open)  
RSA  
Driver  
BRA  
Sequencer  
Opt. driver  
enable input  
B.Dwersteg, ©  
TRINAMIC 2014  
CFG6_ENN  
OB1  
OB2  
INDEX  
ERROR  
Full Bridge B  
Index pulse  
Driver error  
Status out  
(open drain)  
TMC2100  
opt. ext. clock  
12-16MHz  
CLK_IN  
VCC_IO  
Use low inductivity SMD  
type, e.g. 1206, 0.5W  
+VIO  
RSB  
BRB  
3.3V or 5V  
I/O voltage  
100n  
Figure 3.1 Standalone operation example circuit  
3.1 CFG Pin Configuration  
TMC2100 configuration is hard wired. All pins CFG0 to CFG6 are evaluated using tristate detection in  
order to differentiate between:  
-
-
-
CFG pin tied to GND  
CFG pin open (no connection)  
CFG pin tied to VCC_IO  
CFG6_ENN enables the driver chip. Further, it selects whether standby current reduction is used or not.  
CFG6_ENN: ENABLE PIN AND CONFIGURATION OF STANDSTILL POWER DOWN  
CFG6  
GND  
Motor driver enable  
Enable  
Standstill power down  
N
VCC_IO  
open  
Disable  
Enable  
Driver disabled.  
Y. Motor current ramps down from 100% to 34% in 44M  
clock cycles (3 to 4 seconds) after standstill detection (no  
step pulse for more than 1M clock). In combination with  
stealthChop, be sure not to work with too low overall  
current setting, as regulation will not be able to  
measure the motor current after stand still current  
reduction. This will result in very low motor current after  
the stand-still period.  
Please refer to Figure 1.2 for more information about standstill power down.  
www.trinamic.com  
 
 
 复制成功!