欢迎访问ic37.com |
会员登录 免费注册
发布采购

TS2GDOM44H-S 参数 Datasheet PDF下载

TS2GDOM44H-S图片预览
型号: TS2GDOM44H-S
PDF下载: 下载PDF文件 查看货源
内容描述: 44针IDE闪存模块(水平) [44-Pin IDE Flash Module(Horizontal)]
分类和应用: 闪存
文件页数/大小: 34 页 / 907 K
品牌: TRANSCEND [ TRANSCEND INFORMATION. INC. ]
 浏览型号TS2GDOM44H-S的Datasheet PDF文件第6页浏览型号TS2GDOM44H-S的Datasheet PDF文件第7页浏览型号TS2GDOM44H-S的Datasheet PDF文件第8页浏览型号TS2GDOM44H-S的Datasheet PDF文件第9页浏览型号TS2GDOM44H-S的Datasheet PDF文件第11页浏览型号TS2GDOM44H-S的Datasheet PDF文件第12页浏览型号TS2GDOM44H-S的Datasheet PDF文件第13页浏览型号TS2GDOM44H-S的Datasheet PDF文件第14页  
Transcend  
44-Pin ID  
E Flash M  
odule (Horizo  
ntal)  
TS128M ~  
4GDOM44H-  
S
Ultra DMA Mode Read/Write Timing Specification  
Ultra DMA is an optional data transfer protocol used with the READ DMA, and WRITE DMA,  
commands. When this protocol is enabled, the Ultra DMA protocol shall be used instead of the Multiword  
DMA protocol when these commands are issued by the host. This protocol applies to the Ultra DMA data  
burst only. When this protocol is used there are no changes to other elements of the ATA protocol.  
TRUE IDE MODE  
UDMA Signal  
Type  
UDMA  
DMARQ  
DMARQ  
DMACK  
STOP  
Output  
Input  
Input  
-DMACK  
STOP1  
HDMARDY(R)  
HSTROBE(W)  
DDMARDY(W)  
DSTROBE(R)  
DATA  
-HDMARDY1,2  
HSTROBE(W)1,3,4  
-DDMARDY(W)1,3  
DSTROBE(R)1,2,4  
D[15:00]  
Input  
Output  
Bidir  
Input  
input  
ADDRESS  
CSEL  
A[02:00]5  
-CSEL  
INTRQ  
Output  
INTRQ  
-CS0  
-CS1  
Card Select  
Input  
Notes: 1) The UDMA interpretation of this signal is valid only during an Ultra DMA data burst.  
2) The UDMA interpretation of this signal is valid only during and Ultra DMA data burst during a DMA Read command.  
3) The UDMA interpretation of this signal is valid only during an Ultra DMA data burst during a DMA Write command.  
4) The HSTROBE and DSTROBE signals are active on both the rising and the falling edge.  
5) Address lines 03 through 10 are not used in True IDE mode.  
Several signal lines are redefined to provide different functions during an Ultra DMA data burst.  
These lines assume their UDMA definitions when:  
1. An Ultra DMA mode is selected, and  
2. A host issues a READ DMA, or a WRITE DMA command requiring data transfer, and  
3. The device asserts (-)DMARQ, and  
4. The host asserts (-)DMACK.  
These signal lines revert back to the definitions used for non-Ultra DMA transfers upon the negation  
of -DMACK by the host at the termination of an Ultra DMA data burst.  
With the Ultra DMA protocol, the STROBE signal that latches data from D[15:00] is generated by the  
same agent (either host or device) that drives the data onto the bus. Ownership of D[15:00] and this data  
strobe signal are given either to the device during an Ultra DMA data-in burst or to the host for an Ultra  
10  
Transcend Information Inc.  
Ver 1.0