欢迎访问ic37.com |
会员登录 免费注册
发布采购

UCC3895DW 参数 Datasheet PDF下载

UCC3895DW图片预览
型号: UCC3895DW
PDF下载: 下载PDF文件 查看货源
内容描述: BiCMOS高级相移PWM控制器 [BiCMOS ADVANCED PHASE-SHIFT PWM CONTROLLER]
分类和应用: 控制器
文件页数/大小: 25 页 / 668 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号UCC3895DW的Datasheet PDF文件第2页浏览型号UCC3895DW的Datasheet PDF文件第3页浏览型号UCC3895DW的Datasheet PDF文件第4页浏览型号UCC3895DW的Datasheet PDF文件第5页浏览型号UCC3895DW的Datasheet PDF文件第7页浏览型号UCC3895DW的Datasheet PDF文件第8页浏览型号UCC3895DW的Datasheet PDF文件第9页浏览型号UCC3895DW的Datasheet PDF文件第10页  
SLUS157L − DECEMBER 1999 − REVISED APRIL 2008
UCC1895
UCC2895
UCC3895
ELECTRICAL CHARACTERISTICS
VDD = 12 V, RT = 82 kΩ, CT = 220 pF, RDELAB = 10 kΩ, RDELCD = 10 kΩ, CREF = 0.1
µF,
CVDD = 0.1
µF
and no load on the outputs, TA = TJ. TA = 0°C to 70°C for UCC3895x, TA = −40°C to 85°C for UCC2895x and TA = 55°C to 125°C
for the UCC1895x. (unless otherwise noted)
PARAMETER
PWM COMPARATOR
EAOUT to RAMP input offset voltage
Minimum phase shift(2)
(OUTA to OUTC, OUTB to OUTD)
tDELAY
IR(bias)
IR(sink)
Delay(3)
(RAMP to OUTC, RAMP to OUTD)
RAMP bias current
RAMP sink current
RAMP = 0 V,
RAMP = 0 V
DELAB=DELCD=REF
EAOUT = 650 mV
0.72
.0%
0.85
.85%
70
−5
12
19
1.05
1.4%
120
5
ns
µA
mA
V
TEST CONDITIONS
MIN
TYP
MAX
UNITS
0 V < RAMP < 2.5 V, EAOUT = 1.2 V,
DELAB=DELCD=REF
RAMP < 5 V,
RAMP = 5 V,
CT = 2.2 V
CT = 2.6 V
TERMINAL FUNCTIONS
TERMINAL
NAME
ADS
CS
CT
DELAB
DELCD
EAOUT
EAP
EAN
GND
OUTA
OUTB
OUTC
OUTD
PGND
RAMP
REF
RT
SS/DISB
SYNC
VDD
NO.
11
12
7
9
10
2
20
1
5
18
17
14
13
16
3
4
8
19
6
15
I/O
I
I
I
I
I
I/O
I
I
O
O
O
O
I
O
I
I
I/O
I
Output stage ground.
Inverting input of the PWM comparator.
5 V,
±1.2%,
5 mA voltage reference. For best performance, bypass with a 0.1-µF low ESR, low ESL capacitor
to ground. Do not use more than 1.0
µF
of total capacitance on this pin.
Oscillator timing resistor for programming the switching frequency.
Soft-start/disable. This pin combines the two independent functions.
Oscillator synchronization. This pin is bidirectional.
Power supply input pin. VDD must be bypassed with a minimum of a 1.0-µF low ESR, low ESL capacitor to
ground. The addition of a 10−µF low ESR, low ESL between VDD and PGND is recommended.
The four outputs are 100-mA complementary MOS drivers, and are optimized to drive FET driver circuits
such as UCC27424 or gate drive transformers.
DESCRIPTION
Adaptive delay set. Sets the ratio between the maximum and minimum programmed output delay dead time.
Current sense input for cycle-by-cycle current limiting and for over-current comparator.
Oscillator timing capacitor for programming the switching frequency. The UCC3895’s oscillator charges CT
via a programmed current.
Delay programming between complementary outputs. DELAB programs the dead time between switching of
output A and output B.
Delay programming between complementary outputs. DELCD programs the dead time between switching of
output C and output D.
Error amplifier output.
Non-inverting input to the error amplifier. Keep below 3.6 volts for proper operation.
Inverting input to the error amplifier. Keep below 3.6 volts for proper operation.
Chip ground for all circuits except the output stages.
6
www.ti.com