欢迎访问ic37.com |
会员登录 免费注册
发布采购

UCC27525 参数 Datasheet PDF下载

UCC27525图片预览
型号: UCC27525
PDF下载: 下载PDF文件 查看货源
内容描述: 双5 -A高速低侧栅极驱动器 [Dual 5-A High-Speed Low-Side Gate Driver]
分类和应用: 驱动器栅极栅极驱动
文件页数/大小: 40 页 / 1728 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号UCC27525的Datasheet PDF文件第12页浏览型号UCC27525的Datasheet PDF文件第13页浏览型号UCC27525的Datasheet PDF文件第14页浏览型号UCC27525的Datasheet PDF文件第15页浏览型号UCC27525的Datasheet PDF文件第17页浏览型号UCC27525的Datasheet PDF文件第18页浏览型号UCC27525的Datasheet PDF文件第19页浏览型号UCC27525的Datasheet PDF文件第20页  
UCC27523, UCC27524, UCC27525, UCC27526  
SLUSAQ3E NOVEMBER 2011REVISED JUNE 2012  
www.ti.com  
Introduction  
The UCC2752x family of products represent Texas Instruments’ latest generation of dual-channel, low-side high-  
speed gate driver devices featuring 5-A source/sink current capability, industry best-in-class switching  
characteristics and a host of other features listed in table below all of which combine to guarantee efficient,  
robust and reliable operation in high-frequency switching power circuits.  
Table 3. UCC2752x Family of Features and Benefits  
FEATURE  
Best-in-class 13-ns (typ) propagation delay  
1-ns (typ) delay matching between channels  
BENEFIT  
Extremely low pulse transmission distortion  
Ease of paralleling outputs for higher (2x) current capability, ease of  
driving parallel power switches  
Expanded VDD Operating range of 4.5 V to 18 V  
Flexibility in system design  
Expanded operating temperature range of -40°C to 140°C  
(See ELECTRICAL CHARACTERISTICS table)  
VDD UVLO Protection  
Outputs are held Low in UVLO condition, which ensures predictable,  
glitch-free operation at power-up and power-down  
Outputs held Low when input pins (INx) in floating condition  
Outputs enabled when enable pins (ENx) in floating condition  
Safety feature, especially useful in passing abnormal condition tests  
during safety certification  
Pin-to-pin compatibility with UCC2732X family of products from TI, in  
designs where pin #1, 8 are in floating condition  
CMOS/TTL compatible input and enable threshold with wide  
hysteresis  
Enhanced noise immunity, while retaining compatibility with  
microcontroller logic level input signals (3.3V, 5V) optimized for  
digital power  
Ability of input and enable pins to handle voltage levels not restricted System simplification, especially related to auxiliary bias supply  
by VDD pin bias voltage architecture  
16  
Submit Documentation Feedback  
Copyright © 2011–2012, Texas Instruments Incorporated  
Product Folder Link(s): UCC27523, UCC27524, UCC27525, UCC27526  
 复制成功!