TPS63000
TPS63001
TPS63002
www.ti.com
SLVS520–MARCH 2006
DETAILED DESCRIPTION
CONTROLLER CIRCUIT
The controlling circuit of the device is based on an average current mode topology. The average inductor current
is regulated by a fast current regulator loop which is controlled by a voltage control loop. The controller also uses
input and output voltage feedforward. Changes of input and output voltage are monitored and immediately can
change the duty cycle in the modulator to achieve a fast response to those errors. The voltage error amplifier
gets its feedback input from the FB pin. At adjustable output voltages a resistive voltage divider must be
connected to that pin. At fixed output voltages FB must be connected to the output voltage to directly sense the
voltage. Fixed output voltage versions use a trimmed internal resistive divider. The feedback voltage will be
compared with the internal reference voltage to generate a stable and accurate output voltage.
The controller circuit also senses the average input current as well as the peak input current. With this, maximum
input power can be controlled as well as the maximum peak current to achieve a safe and stable operation under
all possible conditions. To finally protect the device from getting overheated an internal temperature sensor is
implemented.
Synchronous Operation
The device uses 4 internal N-channel MOSFETs to maintain synchronous power conversion at all possible
operating conditions. This enables the device to keep high efficency over a wide input voltage and output power
range.
To avoid ground shift problems due to the high currents in the switches, two separate ground pins GND and
PGND are used. The reference for all control functions is the GND pin. The power switches are connected to
PGND. Both grounds must be connected on the PCB at only one point ideally close to the GND pin. Due to the 4
switch topology, the load is always disconnected from the input during shutdown of the converter.
Buck-Boost Operation
To be able to regulate the output voltage properly at all possible input voltage conditions the device automatically
switches from step down operation to boost operation and back as required by the configuration. It always uses
one active switch, one rectifying switch, one switch permanently on and one switch permanently off. So it is
operating as a step down converter (buck) when input voltage is higher than the output voltage and it is operating
as a boost converter when the input voltage is lower than the output voltage. There is no mode of operation
where all 4 switches are permanently switching. Controlling the switches this way allows to maintain high
efficency at the most important point of operation, when input voltage is close to the output voltage. The RMS
current through switches and inductor is kept at a minimum which minimizes losses there. Switching losses are
also kept low by just using one active and one passive switch. At the remaining 2 switches one is kept
permanently on and the other is kept permanently off thus causing no switching losses.
Power Save Mode and Synchronization
The SYNC/PS pin can be used to select different operation modes. To enable power save, SYNC/PS must be
set low. Power save mode is used to improve efficiency at light load. If power save mode is enabled, the
converter stops operating if the average inductor current gets lower than about 300 mA and the output voltage is
at or above its nominal value. If the output voltage decreases below its nominal value, the device ramps up the
output voltage again by starting operation using a programmed average inductor current higher than required by
the current load condition. Operation can last for one or several pulses. The converter again stops operating
once the conditions for stopping operation are met again.
The power save mode can be disabled by programming high at the SYNC/PS. Connecting a clock signal at
SYNC/PS forces the device to synchronize to the connected clock frequency. Syncronization is done by a PLL,
so synchronizing to lower and higher frequencies compared to the internal clock works without any issues. The
PLL also can handle missing clock pulses without causing malfunction in the converter. The SYNC/PS input
supports standard logic thresholds.
6
Submit Documentation Feedback