欢迎访问ic37.com |
会员登录 免费注册
发布采购

TPS54386PWPR 参数 Datasheet PDF下载

TPS54386PWPR图片预览
型号: TPS54386PWPR
PDF下载: 下载PDF文件 查看货源
内容描述: 3 -A双路非同步转换器,集成高边MOSFET [3-A DUAL NON-SYNCHRONOUS CONVERTER WITH INTEGRATED HIGH-SIDE MOSFET]
分类和应用: 转换器稳压器开关式稳压器或控制器电源电路开关式控制器光电二极管
文件页数/大小: 52 页 / 1214 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TPS54386PWPR的Datasheet PDF文件第18页浏览型号TPS54386PWPR的Datasheet PDF文件第19页浏览型号TPS54386PWPR的Datasheet PDF文件第20页浏览型号TPS54386PWPR的Datasheet PDF文件第21页浏览型号TPS54386PWPR的Datasheet PDF文件第23页浏览型号TPS54386PWPR的Datasheet PDF文件第24页浏览型号TPS54386PWPR的Datasheet PDF文件第25页浏览型号TPS54386PWPR的Datasheet PDF文件第26页  
TPS54383, TPS54386  
www.ti.com  
SLUS774BAUGUST 2007REVISED OCTOBER 2007  
The value of the capacitor is calculated in Equation 5.  
1
C1=  
2p´R ´ f  
EQ ESR(zero)  
(5)  
where:  
REQ is an equivalent impedance created by the parallel combination of the voltage setting divider resistors (R1  
and R2) in series with R3.  
1
R
= R3 +  
EQ  
æ
ç
è
ö
÷
ø
1
1
æ
ö
æ
ö
+
ç
÷
ç
÷
R1  
R2  
è
ø
è
ø
(6)  
Using All Ceramic Output Capacitors  
With low ESR ceramic capacitors, there may not be enough phase margin at the crossover frequency. In this  
case, (Ref Figure 30) resistor R3 is set equal to 1/2 R2. This lowers the gain by 6 dB, reduce the crossover  
frequency, and improve phase margin.  
The value of C1 is found by determining the frequency to place the low frequency pole. The minimum frequency  
to place the pole is 1 kHz. Any lower, and the time constant will be too slow and interfere with the internal soft  
start. (Ref. Soft Start) The upper bound for the pole frequency is determined by the operating frequency of the  
converter. It is 3 kHz for the TPS54x83, and 6 kHz for the TPS54x86. C1 is then found from Equation 7. Keep  
component tolerances in mind when selecting the desired pole frequency.  
1
C1=  
2p´R ´ f  
EQ POLE(desired)  
(7)  
where:  
fPOLE(desired)is the desired pole frequency between 1 kHz and 3 kHz (TPS54x83) or 1 kHz and 6 kHz  
(TPS54x86).  
REQ is an equivalent impedance created by the parallel combination of the voltage setting divider resistors (R1  
and R2) in series with R3.  
1
R
= R3 +  
EQ  
æ
ç
è
ö
÷
ø
1
1
æ
ö
æ
ö
+
ç
÷
ç
÷
R1  
R2  
è
ø
è
ø
(8)  
If it is necessary to increase phase margin, place a capacitor in parallel with the upper voltage setting divider  
resistor (Ref. C2 in Equation 9).  
1
R1  
C2 =  
´ 1+  
2p´ fC ´R1  
æ
ö
R2´R3  
(
(
)
)
ç
÷
ç
÷
R2 + R3  
è
ø
(9)  
where  
fC is the unity gain crossover frequency, (approximately 50 kHz for most designs following these guidelines)  
22  
Submit Documentation Feedback  
Copyright © 2007, Texas Instruments Incorporated  
Product Folder Link(s): TPS54383 TPS54386  
 
 
 
 复制成功!