欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320F28232ZJZQ 参数 Datasheet PDF下载

TMS320F28232ZJZQ图片预览
型号: TMS320F28232ZJZQ
PDF下载: 下载PDF文件 查看货源
内容描述: 数字信号控制器(DSC ) [Digital Signal Controllers (DSCs)]
分类和应用: 微控制器和处理器外围集成电路数字信号处理器时钟
文件页数/大小: 195 页 / 2496 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320F28232ZJZQ的Datasheet PDF文件第102页浏览型号TMS320F28232ZJZQ的Datasheet PDF文件第103页浏览型号TMS320F28232ZJZQ的Datasheet PDF文件第104页浏览型号TMS320F28232ZJZQ的Datasheet PDF文件第105页浏览型号TMS320F28232ZJZQ的Datasheet PDF文件第107页浏览型号TMS320F28232ZJZQ的Datasheet PDF文件第108页浏览型号TMS320F28232ZJZQ的Datasheet PDF文件第109页浏览型号TMS320F28232ZJZQ的Datasheet PDF文件第110页  
TMS320F28335, TMS320F28334, TMS320F28332  
TMS320F28235, TMS320F28234, TMS320F28232  
SPRS439IJUNE 2007REVISED MARCH 2011  
www.ti.com  
The user can select the type of input qualification for each GPIO pin via the GPxQSEL1/2 registers from  
four choices:  
Synchronization To SYSCLKOUT Only (GPxQSEL1/2 = 0, 0): This is the default mode of all GPIO pins  
at reset and it simply synchronizes the input signal to the system clock (SYSCLKOUT).  
Qualification Using Sampling Window (GPxQSEL1/2 = 0, 1 and 1, 0): In this mode the input signal,  
after synchronization to the system clock (SYSCLKOUT), is qualified by a specified number of cycles  
before the input is allowed to change.  
Time Between Samples  
GPyCTRL Reg  
Input Signal  
Qualified by  
3 or 6 Samples  
Qualification  
GPIOx  
SYNC  
GPxQSEL  
SYSCLKOUT  
Number of Samples  
Figure 4-19. Qualification Using Sampling Window  
The sampling period is specified by the QUALPRD bits in the GPxCTRL register and is configurable in  
groups of 8 signals. It specifies a multiple of SYSCLKOUT cycles for sampling the input signal. The  
sampling window is either 3-samples or 6-samples wide and the output is only changed when ALL  
samples are the same (all 0s or all 1s) as shown in Figure 4-19 (for 6-sample mode).  
No Synchronization (GPxQSEL1/2 = 1,1): This mode is used for peripherals where synchronization is  
not required (synchronization is performed within the peripheral).  
Due to the multi-level multiplexing that is required on the device, there may be cases where a peripheral  
input signal can be mapped to more then one GPIO pin. Also, when an input signal is not selected, the  
input signal will default to either a 0 or 1 state, depending on the peripheral.  
106  
Peripherals  
Copyright © 2007–2011, Texas Instruments Incorporated  
Submit Documentation Feedback  
Product Folder Link(s): TMS320F28335 TMS320F28334 TMS320F28332 TMS320F28235 TMS320F28234  
TMS320F28232