欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320F28335PGFA 参数 Datasheet PDF下载

TMS320F28335PGFA图片预览
型号: TMS320F28335PGFA
PDF下载: 下载PDF文件 查看货源
内容描述: 数字信号控制器(DSC ) [Digital Signal Controllers (DSCs)]
分类和应用: 微控制器和处理器外围集成电路数字信号处理器装置时钟
文件页数/大小: 195 页 / 2496 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320F28335PGFA的Datasheet PDF文件第128页浏览型号TMS320F28335PGFA的Datasheet PDF文件第129页浏览型号TMS320F28335PGFA的Datasheet PDF文件第130页浏览型号TMS320F28335PGFA的Datasheet PDF文件第131页浏览型号TMS320F28335PGFA的Datasheet PDF文件第133页浏览型号TMS320F28335PGFA的Datasheet PDF文件第134页浏览型号TMS320F28335PGFA的Datasheet PDF文件第135页浏览型号TMS320F28335PGFA的Datasheet PDF文件第136页  
SPRS439I – JUNE 2007 – REVISED MARCH 2011
www.ti.com
6.9.2
GPIO - Input Timing
(A)
GPIO Signal
GPxQSELn = 1,0 (6 samples)
1
1
0
0
0
0
0
0
0
1
0
0
0
1
1
1
1
1
1
1
1
1
t
w(SP)
t
w(IQSW)
Sampling Window
SYSCLKOUT
QUALPRD = 1
(SYSCLKOUT/2)
(D)
Sampling Period determined
by GPxCTRL[QUALPRD]
(B)
(SYSCLKOUT cycle * 2 * QUALPRD) * 5
(C)
)
Output From
Qualifier
A.
This glitch will be ignored by the input qualifier. The QUALPRD bit field specifies the qualification sampling period. It
can vary from 00 to 0xFF. If QUALPRD = 00, then the sampling period is 1 SYSCLKOUT cycle. For any other value
"n", the qualification sampling period in 2n SYSCLKOUT cycles (i.e., at every 2n SYSCLKOUT cycles, the GPIO pin
will be sampled).
The qualification period selected via the GPxCTRL register applies to groups of 8 GPIO pins.
The qualification block can take either three or six samples. The GPxQSELn Register selects which sample mode is
used.
In the example shown, for the qualifier to detect the change, the input should be stable for 10 SYSCLKOUT cycles or
greater. In other words, the inputs should be stable for (5 x QUALPRD x 2) SYSCLKOUT cycles. This would ensure
5 sampling periods for detection to occur. Since external signals are driven asynchronously, an 13-SYSCLKOUT-wide
pulse ensures reliable recognition.
B.
C.
D.
Figure 6-10. Sampling Mode
Table 6-13. General-Purpose Input Timing Requirements
MIN
t
w(SP)
t
w(IQSW)
t
w(GPI)
(1)
(2)
(2)
MAX
UNIT
cycles
cycles
cycles
cycles
cycles
Sampling period
Input qualifier sampling window
Pulse duration, GPIO low/high
QUALPRD = 0
QUALPRD
0
Synchronous mode
With input qualifier
1t
c(SCO)
2t
c(SCO)
* QUALPRD
t
w(SP)
* (n
(1)
– 1)
2t
c(SCO)
t
w(IQSW)
+ t
w(SP)
+ 1t
c(SCO)
"n" represents the number of qualification samples as defined by GPxQSELn register.
For t
w(GPI)
, pulse width is measured from V
IL
to V
IL
for an active low signal and V
IH
to V
IH
for an active high signal.
132
Electrical Specifications
Copyright © 2007–2011, Texas Instruments Incorporated
Product Folder Link(s):