TMS320F28335, TMS320F28334, TMS320F28332
TMS320F28235, TMS320F28234, TMS320F28232
SPRS439I–JUNE 2007–REVISED MARCH 2011
www.ti.com
6-3
Emulator Connection Without Signal Buffering for the DSP ............................................................. 124
6-4
3.3-V Test Load Circuit......................................................................................................... 125
Clock Timing..................................................................................................................... 128
Power-on Reset................................................................................................................. 129
Warm Reset ..................................................................................................................... 130
Example of Effect of Writing Into PLLCR Register ......................................................................... 131
General-Purpose Output Timing .............................................................................................. 132
Sampling Mode ................................................................................................................. 132
General-Purpose Input Timing ................................................................................................ 133
IDLE Entry and Exit Timing.................................................................................................... 134
STANDBY Entry and Exit Timing Diagram .................................................................................. 136
HALT Wake-Up Using GPIOn................................................................................................. 138
PWM Hi-Z Characteristics ..................................................................................................... 139
ADCSOCAO or ADCSOCBO Timing ........................................................................................ 141
External Interrupt Timing....................................................................................................... 141
SPI Master Mode External Timing (Clock Phase = 0) ..................................................................... 144
SPI Master Mode External Timing (Clock Phase = 1) ..................................................................... 146
SPI Slave Mode External Timing (Clock Phase = 0)....................................................................... 148
SPI Slave Mode External Timing (Clock Phase = 1)....................................................................... 149
Relationship Between XTIMCLK and SYSCLKOUT ....................................................................... 153
Example Read Access ......................................................................................................... 156
Example Write Access ......................................................................................................... 158
Example Read With Synchronous XREADY Access ...................................................................... 160
Example Read With Asynchronous XREADY Access ..................................................................... 161
Write With Synchronous XREADY Access.................................................................................. 163
Write With Asynchronous XREADY Access ................................................................................ 164
External Interface Hold Waveform............................................................................................ 166
XHOLD/XHOLDA Timing Requirements (XCLKOUT = 1/2 XTIMCLK).................................................. 167
ADC Power-Up Control Bit Timing ........................................................................................... 169
ADC Analog Input Impedance Model ........................................................................................ 170
Sequential Sampling Mode (Single-Channel) Timing ...................................................................... 171
Simultaneous Sampling Mode Timing ....................................................................................... 172
McBSP Receive Timing........................................................................................................ 176
McBSP Transmit Timing ....................................................................................................... 176
McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0................................................... 177
McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0................................................... 178
McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1................................................... 179
McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1................................................... 180
6-5
6-6
6-7
6-8
6-9
6-10
6-11
6-12
6-13
6-14
6-15
6-16
6-17
6-18
6-19
6-20
6-21
6-22
6-23
6-24
6-25
6-26
6-27
6-28
6-29
6-30
6-31
6-32
6-33
6-34
6-35
6-36
6-37
6-38
6-39
6-40
6
List of Figures
Copyright © 2007–2011, Texas Instruments Incorporated
TI [ TEXAS INSTRUMENTS ]
