TMS320TCI6487
TMS320TCI6488
Communications Infrastructure Digital Signal Processor
SPRS358F–APRIL 2007–REVISED AUGUST 2008
www.ti.com
Table 8-3. EDMA3 Registers (continued)
HEX ADDRESS
02A0 0808
02A0 080C
02A0 0810
02A0 0814
02A0 0818
02A0 081C
02A0 0820
02A0 0824
02A0 0828
02A0 082C - 02A0 0FFC
02A0 1000
02A0 1004
02A0 1008
02A0 100C
02A0 1010
02A0 1014
02A0 1018
02A0 101C
02A0 1020
02A0 1024
02A0 1028
02A0 102C
02A0 1030
02A0 1034
02A0 1038
02A0 103C
02A0 1040
02A0 1044
02A0 1048 - 02A0 104C
02A0 1050
02A0 1054
02A0 1058
02A0 105C
02A0 1060
02A0 1064
02A0 1068
02A0 106C
02A0 1070
02A0 1074
02A0 1078
02A0 107C
02A0 1080
02A0 1084
02A0 1088
02A0 108C
02A0 1090
02A0 1094
ACRONYM
REGISTER NAME
MPFCR
MPPA0
MPPA1
MPPA2
MPPA3
MPPA4
MPPA5
MPPA6
MPPA7
-
Memory Protection Fault Command Register
Memory Protection Page Attribute Register 0
Memory Protection Page Attribute Register 1
Memory Protection Page Attribute Register 2
Memory Protection Page Attribute Register 3
Memory Protection Page Attribute Register 4
Memory Protection Page Attribute Register 5
Memory Protection Page Attribute Register 6
Memory Protection Page Attribute Register 7
Reserved
ER
Event Register
ERH
Event Register High
ECR
Event Clear Register
ECRH
ESR
Event Clear Register High
Event Set Register
ESRH
CER
Event Set Register High
Chained Event Register
CERH
EER
Chained Event Register High
Event Enable Register
EERH
EECR
EECRH
EESR
EESRH
SER
Event Enable Register High
Event Enable Clear Register
Event Enable Clear Register High
Event Enable Set Register
Event Enable Set Register High
Secondary Event Register
SERH
SECR
SECRH
-
Secondary Event Register High
Secondary Event Clear Register
Secondary Event Clear Register High
Reserved
IER
Interrupt Enable Register
IERH
IECR
IECRH
IESR
Interrupt Enable High Register
Interrupt Enable Clear Register
Interrupt Enable Clear High Register
Interrupt Enable Set Register
Interrupt Enable Set High Register
Interrupt Pending Register
IESRH
IPR
IPRH
ICR
Interrupt Pending High Register
Interrupt Clear Register
ICRH
IEVAL
-
Interrupt Clear High Register
Interrupt Evaluate Register
Reserved
QER
QDMA Event Register
QEER
QEECR
QEESR
QSER
QSECR
QDMA Event Enable Register
QDMA Event Enable Clear Register
QDMA Event Enable Set Register
QDMA Secondary Event Register
QDMA Secondary Event Clear Register
86
Peripheral Information and Electrical Specifications
Submit Documentation Feedback
TI [ TEXAS INSTRUMENTS ]
