欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320F28232 参数 Datasheet PDF下载

TMS320F28232图片预览
型号: TMS320F28232
PDF下载: 下载PDF文件 查看货源
内容描述: 数字信号控制器(DSC ) [Digital Signal Controllers (DSCs)]
分类和应用: 控制器
文件页数/大小: 170 页 / 2247 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320F28232的Datasheet PDF文件第90页浏览型号TMS320F28232的Datasheet PDF文件第91页浏览型号TMS320F28232的Datasheet PDF文件第92页浏览型号TMS320F28232的Datasheet PDF文件第93页浏览型号TMS320F28232的Datasheet PDF文件第95页浏览型号TMS320F28232的Datasheet PDF文件第96页浏览型号TMS320F28232的Datasheet PDF文件第97页浏览型号TMS320F28232的Datasheet PDF文件第98页  
TMS320F28335, TMS320F28334, TMS320F28332  
TMS320F28235, TMS320F28234, TMS320F28232  
Digital Signal Controllers (DSCs)  
www.ti.com  
SPRS439CJUNE 2007REVISED FEBRUARY 2008  
4.12 Inter-Integrated Circuit (I2C)  
The device contains one I2C Serial Port. Figure 4-15 shows how the I2C peripheral module interfaces  
within the device.  
The I2C module has the following features:  
Compliance with the Philips Semiconductors I2C-bus specification (version 2.1):  
Support for 1-bit to 8-bit format transfers  
7-bit and 10-bit addressing modes  
General call  
START byte mode  
Support for multiple master-transmitters and slave-receivers  
Support for multiple slave-transmitters and master-receivers  
Combined master transmit/receive and receive/transmit mode  
Data transfer rate of from 10 kbps up to 400 kbps (Philips Fast-mode rate)  
One 16-bit receive FIFO and one 16-bit transmit FIFO  
One interrupt that can be used by the CPU. This interrupt can be generated as a result of one of the  
following conditions:  
Transmit-data ready  
Receive-data ready  
Register-access ready  
No-acknowledgment received  
Arbitration lost  
Stop condition detected  
Addressed as slave  
An additional interrupt that can be used by the CPU when in FIFO mode  
Module enable/disable capability  
Free data format mode  
94  
Peripherals  
Submit Documentation Feedback