欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320F28232 参数 Datasheet PDF下载

TMS320F28232图片预览
型号: TMS320F28232
PDF下载: 下载PDF文件 查看货源
内容描述: 数字信号控制器(DSC ) [Digital Signal Controllers (DSCs)]
分类和应用: 控制器
文件页数/大小: 170 页 / 2247 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320F28232的Datasheet PDF文件第145页浏览型号TMS320F28232的Datasheet PDF文件第146页浏览型号TMS320F28232的Datasheet PDF文件第147页浏览型号TMS320F28232的Datasheet PDF文件第148页浏览型号TMS320F28232的Datasheet PDF文件第150页浏览型号TMS320F28232的Datasheet PDF文件第151页浏览型号TMS320F28232的Datasheet PDF文件第152页浏览型号TMS320F28232的Datasheet PDF文件第153页  
TMS320F28335, TMS320F28334, TMS320F28332  
TMS320F28235, TMS320F28234, TMS320F28232  
Digital Signal Controllers (DSCs)  
www.ti.com  
SPRS439CJUNE 2007REVISED FEBRUARY 2008  
WS (Async)  
(A) (B)  
(C)  
Trail  
Active  
Lead 1  
XCLKOUT = XTIMCLK  
XCLKOUT = 1/2 XTIMCLK  
XZCS0, XZCS6, XZCS7  
t
t
d(XCOH-XZCSL)  
d(XCOHL-XZCSH)  
t
h(XRDYasynchH)XZCSH  
t
d(XCOH-XA)  
XA[0:19]  
XRD  
t
t
d(XCOHL-XWEH)  
d(XCOHL-XWEL)  
(D)  
XWE0, XWE1  
t
t
d(XCOH-XRNWL)  
d(XCOHL-XRNWH)  
XR/W  
t
dis(XD)XRNW  
t
d(XWEL-XD  
)
t
h(XD)XWEH  
t
en(XD)XWEL  
XD[31:0], XD[15:0]  
DOUT  
t
su(XRDYasynchL)XCOHL  
t
h(XRDYasynchL)  
t
e(XRDYasynchH)  
t
su(XRDYasynchH)XCOHL  
XREADY(Asynch)  
(D)  
(E)  
Legend:  
= Don’t care. Signal can be high or low during this time.  
A. All XINTF accesses (lead period) begin on the rising edge of XCLKOUT. When necessary, the device inserts an  
alignment cycle before an access to meet this requirement.  
B. During alignment cycles, all signals transition to their inactive state.  
C. During inactive cycles, the XINTF address bus always holds the last address put out on the bus. This includes  
alignment cycles.  
D. XWE1 is used in 32-bit data bus mode only. In 16-bit, this signal is XA0.  
E. For each sample, set up time from the beginning of the access can be calculated as: E = (XWRLEAD + XWRACTIVE  
-3 + n) tc(XTIM) – tsu(XRDYasynchL)XCOHL where n is the sample number: n = 1, 2, 3, and so forth.  
F. Reference for the first sample is with respect to this point: F = (XWRLEAD + XWRACTIVE – 2) tc(XTIM)  
Figure 6-28. Write With Asynchronous XREADY Access  
XTIMING register parameters used for this example:  
XRDLEAD  
XRDACTIVE  
XRDTRAIL  
USEREADY  
X2TIMING  
XWRLEAD  
XWRACTIVE  
XWRTRAIL  
READYMODE  
N/A(1)  
N/A(1)  
N/A(1)  
1
0
1  
3
1  
1 = XREADY  
(Async)  
(1) N/A = “Don’t care” for this example  
6.10.8 XHOLD and XHOLDA Timing  
If the HOLD mode bit is set while XHOLD and XHOLDA are both low (external bus accesses granted), the  
XHOLDA signal is forced high (at the end of the current cycle) and the external interface is taken out of  
high-impedance mode.  
Submit Documentation Feedback  
Electrical Specifications  
149