TMS320F2809, TMS320F2808, TMS320F2806
TMS320F2802, TMS320F2801, UCD9501
TMS320C2802, TMS320C2801, and TMS320F2801x DSPs
www.ti.com
SPRS230H–OCTOBER 2003–REVISED JUNE 2006
1
F280x, F2801x, C280x, UCD9501 DSPs
1.1 Features
–
Up to 6 HRPWM Outputs With 150 ps MEP
Resolution
Up to Four Capture Inputs
Up to Two Quadrature Encoder Interfaces
Up to Six 32-bit/Six 16-bit Timers
•
High-Performance Static CMOS Technology
–
–
–
100 MHz (10-ns Cycle Time)
60 MHz (16.67-ns Cycle Time)
Low-Power (1.8-V Core, 3.3-V I/O) Design
–
–
–
•
•
JTAG Boundary Scan Support(1)
•
•
Serial Port Peripherals
High-Performance 32-Bit CPU (TMS320C28x)
–
–
–
–
Up to 4 SPI Modules
–
–
–
–
–
–
–
16 x 16 and 32 x 32 MAC Operations
16 x 16 Dual MAC
Harvard Bus Architecture
Up to 2 SCI (UART) Modules
Up to 2 CAN Modules
One Inter-Integrated-Circuit (I2C) Bus
Atomic Operations
12-Bit ADC, 16 Channels
Fast Interrupt Response and Processing
Unified Memory Programming Model
Code-Efficient (in C/C++ and Assembly)
–
–
–
–
2 x 8 Channel Input Multiplexer
Two Sample-and-Hold
Single/Simultaneous Conversions
•
On-Chip Memory
Fast Conversion Rate:
–
F2809: 128K X 16 Flash, 18K X 16 SARAM
F2808: 64K X 16 Flash, 18K X 16 SARAM
F2806: 32K X 16 Flash, 10K X 16 SARAM
F2802: 32K X 16 Flash, 6K X 16 SARAM
F2801: 16K X 16 Flash, 6K X 16 SARAM
9501: 16K X 16 Flash, 6K X 16 SARAM
F2801x: 16K X 16 Flash, 6K X 16 SARAM
80 ns - 12.5 MSPS (F2809 only)
160 ns - 6.25 MSPS (280x, 9501)
267 ns - 3.75 MSPS (F2801x)
–
Internal or External Reference
•
•
Up to 35 Individually Programmable,
Multiplexed GPIO Pins With Input Filtering
–
–
1K x 16 OTP ROM (Flash Devices Only)
C2802: 32K X 16 ROM, 6K X 16 SARAM
C2801: 16K X 16 ROM, 6K X 16 SARAM
Advanced Emulation Features
–
–
Analysis and Breakpoint Functions
Real-Time Debug via Hardware
•
•
Boot ROM (4K x 16)
•
Development Support Includes
–
With Software Boot Modes (via SCI, SPI,
–
–
–
–
ANSI C/C++ Compiler/Assembler/Linker
Code Composer Studio™ IDE
DSP/BIOS™
Digital Motor Control and Digital Power
Software Libraries
CAN, I2C, and Parallel I/O)
–
Standard Math Tables
Clock and System Control
–
–
–
Dynamic PLL Ratio Changes Supported
On-Chip Oscillator
Watchdog Timer Module
•
•
•
Low-Power Modes and Power Savings
–
–
IDLE, STANDBY, HALT Modes Supported
Disable Individual Peripheral Clocks
•
•
•
Any GPIO A Pin Can Be Connected to One of
the Three External Core Interrupts
Package Options
Peripheral Interrupt Expansion (PIE) Block
That Supports All 43 Peripheral Interrupts
–
–
Thin Quad Flatpack (PZ)
MicroStar BGA™ (GGM, ZGM)
128-Bit Security Key/Lock
Temperature Options:
–
–
Protects Flash/OTP/L0/L1 Blocks
Prevents Firmware Reverse Engineering
–
–
–
A: -40°C to 85°C (PZ, GGM, ZGM)
S: -40°C to 125°C (PZ, GGM, ZGM)
Q: -40°C to 125°C (PZ)
•
•
Three 32-Bit CPU Timers
Enhanced Control Peripherals
–
Up to 16 PWM Outputs
(1) IEEE Standard 1149.1-1990 Standard Test Access Port and
Boundary Scan Architecture
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this document.
Code Composer Studio, DSP/BIOS, MicroStar BGA, TMS320C28x, C28x, TMS320C2000 are trademarks of Texas Instruments.
eZdsp is a trademark of Spectrum Digital.
UNLESS OTHERWISE NOTED this document contains
Copyright © 2003–2006, Texas Instruments Incorporated
PRODUCTION DATA information current as of publication date.
Products conform to specifications per the terms of Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
TI [ TEXAS INSTRUMENTS ]
