欢迎访问ic37.com |
会员登录 免费注册
发布采购

TLV320AIC23BPWRG4 参数 Datasheet PDF下载

TLV320AIC23BPWRG4图片预览
型号: TLV320AIC23BPWRG4
PDF下载: 下载PDF文件 查看货源
内容描述: 具有集成耳机放大器立体声音频编解码8至96 kHz [STEREO AUDIO CODEC 8 TO 96 KHZ WITH INTEGRATED HEADPHONE AMPLIFIER]
分类和应用: 消费电路商用集成电路放大器光电二极管
文件页数/大小: 50 页 / 490 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TLV320AIC23BPWRG4的Datasheet PDF文件第22页浏览型号TLV320AIC23BPWRG4的Datasheet PDF文件第23页浏览型号TLV320AIC23BPWRG4的Datasheet PDF文件第24页浏览型号TLV320AIC23BPWRG4的Datasheet PDF文件第25页浏览型号TLV320AIC23BPWRG4的Datasheet PDF文件第27页浏览型号TLV320AIC23BPWRG4的Datasheet PDF文件第28页浏览型号TLV320AIC23BPWRG4的Datasheet PDF文件第29页浏览型号TLV320AIC23BPWRG4的Datasheet PDF文件第30页  
3.2.2 Microphone Input  
MICIN is a high-impedance, low-capacitance input that is compatible with a wide range of microphones. It has a  
programmable volume control and a mute function. Active and passive filters prevent high frequencies from folding  
back into the audio band.  
The MICIN signal path has two gain stages. The first stage has a nominal gain of G1 = 50 k/10 k = 5. By adding an  
external resistor (R  
) in series with MICIN, the gain of the first stage can be adjusted by G1 = 50 k/(10 k + R  
= 40 k gives a gain of 0 dB. The second stage has a software programmable gain of 0 dB or 20  
).  
MIC  
MIC  
For example, R  
MIC  
dB (see Section 3.1.3).  
50 kΩ  
10 kΩ  
MICIN  
To ADC  
VMID  
0 dB/20 dB  
Figure 3−4. Microphone Input Circuit  
The microphone input is biased internally to VMID. When the line inputs are muted, the MICIN input is kept biased  
to VMID using special antithump circuitry. This reduces audible clicks that may otherwise be heard when reactivating  
the input.  
The MICBIAS output provides a low-noise reference voltage suitable for biasing electret type microphones and the  
associated external resistor biasing network. The maximum source current capability is 3 mA. This limits the smallest  
value of external biasing resistors that safely can be used.  
The MICBIAS output is not active in standby mode.  
3.2.3 Line Outputs  
The TLV320AIC23B has two low-impedance line outputs (LLINEOUT and RLINEOUT) capable of driving line loads  
with 10-kand 50-pF impedances.  
The DAC full-scale output voltage is 1.0 V  
at AV  
= 3.3 V. The full-scale range tracks linearly with the analog  
RMS  
DD  
supply voltage AV  
The DAC is connected to the line outputs via a low-pass filter that removes out-of-band  
DD.  
components. No further external filtering is required in most applications.  
The DAC outputs, line inputs, and the microphone signal are summed into the line outputs. These sources can be  
switched off independently. For example, in bypass mode, the line inputs are routed to the line outputs, bypassing  
the ADC and the DAC. If sidetone is enabled, the microphone signal is routed to both line outputs via a four-step  
programmable attenuation circuit.  
The line outputs are muted by either muting the DAC (analog) or soft muting (digital) and disabling the bypass and  
sidetone paths (see Section 3.1.3).  
3.2.4 Headphone Output  
The TLV320AIC23B has stereo headphone outputs (LHPOUT and RHPOUT), and is designed to drive 16-or 32-Ω  
headphones. The headphone output includes a high-quality volume control and mute function.  
The headphone volume is logarithmically adjustable from 6 dB to –73 dB in 1-dB steps. Writing 000000 to the  
volume-control registers (see Section 3.1.3) mutes the headphone output. When the headphone output is muted or  
the device is placed in standby mode, the dc voltage is maintained at the outputs to prevent audible clicks.  
A zero-cross detection circuit is provided under the control of the LZC and RZC bits. If this circuit is enabled, the  
volume-control values are updated only when the input signal to the gain stage is close to the analog ground level.  
3−6