TLC5620C, TLC5620I
QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
SLAS081E – NOVEMBER 1994 – REVISED NOVEMBER 2001
functional block diagram
2
REFA
+
–
DAC
DAC
DAC
DAC
12
11
10
9
+
–
DACA
DACB
DACC
DACD
× 2
× 2
× 2
× 2
8
8
8
8
8
Latch
Latch
Latch
Latch
Latch
Latch
Latch
Latch
3
4
5
REFB
+
–
+
–
8
8
REFC
REFD
+
–
+
–
+
–
+
–
8
7
6
8
CLK
DATA
LOAD
Power-On
Reset
Serial
Interface
13
LDAC
Terminal Functions
TERMINAL
I/O
DESCRIPTION
NAME
NO.
CLK
7
I
Serial interface clock. The input digital data is shifted into the serial interface
register on the falling edge of the clock applied to the CLK terminal.
DACA
DACB
DACC
DACD
DATA
12
11
10
9
O
O
O
O
I
DAC A analog output
DAC B analog output
DAC C analog output
DAC D analog output
6
Serial interface digital data input. The digital code for the DAC is clocked into the
serial interface register serially. Each data bit is clocked into the register on the
falling edge of the clock signal.
GND
1
I
I
Ground return and reference terminal
LDAC
13
Load DAC. When the LDAC signal is high, no DAC output updates occur when
the input digital data is read into the serial interface. The DAC outputs are only
updated when LDAC is taken from high to low.
LOAD
8
I
Serial Interface load control. When LDAC is low, the falling edge of the LOAD
signal latches the digital data into the output latch and immediately produces the
analog voltage at the DAC output terminal.
REFA
REFB
REFC
REFD
2
3
I
I
I
I
I
Reference voltage input to DAC A. This voltage defines the output analog range.
Reference voltage input to DAC B. This voltage defines the output analog range.
Reference voltage input to DAC C. This voltage defines the output analog range.
Reference voltage input to DAC D. This voltage defines the output analog range.
Positive supply voltage
4
5
V
DD
14
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TI [ TEXAS INSTRUMENTS ]
