欢迎访问ic37.com |
会员登录 免费注册
发布采购

TLC2932IPWR 参数 Datasheet PDF下载

TLC2932IPWR图片预览
型号: TLC2932IPWR
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能锁相环 [HIGH-PERFORMANCE PHASE-LOCKED LOOP]
分类和应用: 信号电路锁相环或频率合成电路光电二极管
文件页数/大小: 24 页 / 417 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TLC2932IPWR的Datasheet PDF文件第3页浏览型号TLC2932IPWR的Datasheet PDF文件第4页浏览型号TLC2932IPWR的Datasheet PDF文件第5页浏览型号TLC2932IPWR的Datasheet PDF文件第6页浏览型号TLC2932IPWR的Datasheet PDF文件第8页浏览型号TLC2932IPWR的Datasheet PDF文件第9页浏览型号TLC2932IPWR的Datasheet PDF文件第10页浏览型号TLC2932IPWR的Datasheet PDF文件第11页  
TLC2932
HIGH-PERFORMANCE PHASE-LOCKED LOOP
SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997
electrical characteristics over recommended operating free-air temperature range, V
DD
= 5 V
(unless otherwise noted)
VCO section
PARAMETER
VOH
VOL
VIT
II
Zi(VCO IN)
IDD(INH)
High-level output voltage
Low-level output voltage
Input threshold voltage at SELECT, VCO INHIBIT
Input current at SELECT, VCO INHIBIT
Input impedance
VCO supply current (inhibit)
VI = VDD or GND
VCO IN = 1/2 VDD
See Note 4
TEST CONDITIONS
IOH = – 2 mA
IOL = 2 mA
MIN
4
0.5
1.5
2.5
10
0.01
1
35
3.5
±
1
TYP
MAX
UNIT
V
V
V
µA
MΩ
µA
mA
IDD(VCO)
VCO supply current
See Note 5
15
NOTES: 4. Current into VCO VDD, when VCO INHIBIT = VDD, and PFD is inhibited.
5. Current into VCO VDD, when VCO IN = 1/2 VDD, RBIAS = 3.3 kΩ, VCO INHIBIT = GND, and PFD is inhibited.
PFD section
PARAMETER
VOH
VOL
IOZ
VIH
VIL
VIT
Ci
Zi
IDD(Z)
High-level output voltage
Low-level output voltage
High-impedance-state output current
High-level input voltage at FIN–A, FIN–B
Low-level input voltage at FIN–A, FIN–B
Input threshold voltage at PFD INHIBIT
Input capacitance at FIN–A, FIN–B
Input impedance at FIN–A, FIN–B
High-impedance-state PFD supply current
See Note 6
1.5
2.5
5
10
0.01
1
TEST CONDITIONS
IOH = 2 mA
IOL = 2 mA
PFD INHIBIT = high,
VI = VDD or GND
4.5
1
3.5
MIN
4.5
0.2
±
1
TYP
MAX
UNIT
V
V
µA
V
V
V
pF
MΩ
µA
IDD(PFD) PFD supply current
See Note 7
0.15
3
mA
NOTES: 6. Current into LOGIC VDD, when FIN–A, FIN–B = GND, PFD INHIBIT = VDD, no load, and VCO OUT is inhibited.
7. Current into LOGIC VDD, when FIN–A, FIN–B = 1 MHz (VI(PP) = 5 V, rectangular wave), PFD INHIBIT = GND, no load, and
VCO OUT is inhibited.
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
7