欢迎访问ic37.com |
会员登录 免费注册
发布采购

TL16C752BPTG4 参数 Datasheet PDF下载

TL16C752BPTG4图片预览
型号: TL16C752BPTG4
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3 V双64字节FIFO的UART [3.3-V DUAL UART WITH 64-BYTE FIFO]
分类和应用: 先进先出芯片
文件页数/大小: 36 页 / 503 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TL16C752BPTG4的Datasheet PDF文件第1页浏览型号TL16C752BPTG4的Datasheet PDF文件第2页浏览型号TL16C752BPTG4的Datasheet PDF文件第3页浏览型号TL16C752BPTG4的Datasheet PDF文件第5页浏览型号TL16C752BPTG4的Datasheet PDF文件第6页浏览型号TL16C752BPTG4的Datasheet PDF文件第7页浏览型号TL16C752BPTG4的Datasheet PDF文件第8页浏览型号TL16C752BPTG4的Datasheet PDF文件第9页  
TL16C752B  
3.3-V DUAL UART WITH 64-BYTE FIFO  
SLLS405A – DECEMBER 1999 – REVISED AUGUST 2000  
functional block diagram  
Modem Control Signals  
Control Signals  
Status Signals  
Divisor  
Control  
and  
Status Block  
Bus  
Interface  
Control Signals  
Status Signals  
Baud Rate  
Generator  
UART_CLK  
RX  
Receiver FIFO  
Receiver Block  
Logic  
Vote  
Logic  
RX  
64-Byte  
TX  
Transmitter FIFO  
64-Byte  
Transmitter Block  
Logic  
TX  
NOTE: The vote logic determines whether the RX data is a logic 1 or 0. It takes three samples of the RX line, and uses a majority vote to determine  
the logic level received. The vote logic operates on all bits received.  
functional description  
The TL16C752B UART is pin-compatible with the ST16C2550 UART. It provides more enhanced features. All  
additional features are provided through a special enhanced feature register.  
The UART will perform serial-to-parallel conversion on data characters received from peripheral devices or  
modems and parallel-to-parallel conversion on data characters transmitted by the processor. The complete  
status of each channel of the TL16C752B UART can be read at any time during functional operation by the  
processor.  
The TL16C752B can be placed in an alternate mode (FIFO mode) relieving the processor of excessive software  
overhead by buffering received/transmitted characters. Both the receiver and transmitter FIFOs can store up  
to 64 bytes (including three additional bits of error status per byte for the receiver FIFO) and have selectable  
or programmable trigger levels. Primary outputs RXRDY and TXRDY allow signalling of DMA transfers.  
The TL16C752B has selectable hardware flow control and software flow control. Hardware flow control  
significantlyreduces software overhead and increases system efficiencyby automatically controlling serial data  
flow using the RTS output and CTS input signals. Software flow control automatically controls data flow by using  
programmable Xon/Xoff characters.  
The UART includes a programmable baud rate generator that can divide the timing reference clock input by a  
16  
divisor between 1 and (2 –1).  
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
 复制成功!