欢迎访问ic37.com |
会员登录 免费注册
发布采购

TAS5707 参数 Datasheet PDF下载

TAS5707图片预览
型号: TAS5707
PDF下载: 下载PDF文件 查看货源
内容描述: 具有EQ和DRC的20W立体声数字音频功率放大器 [20-W STEREO DIGITAL AUDIO POWER AMPLIFIER WITH EQ AND DRC]
分类和应用: 放大器功率放大器
文件页数/大小: 55 页 / 1219 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TAS5707的Datasheet PDF文件第15页浏览型号TAS5707的Datasheet PDF文件第16页浏览型号TAS5707的Datasheet PDF文件第17页浏览型号TAS5707的Datasheet PDF文件第18页浏览型号TAS5707的Datasheet PDF文件第20页浏览型号TAS5707的Datasheet PDF文件第21页浏览型号TAS5707的Datasheet PDF文件第22页浏览型号TAS5707的Datasheet PDF文件第23页  
TAS5707  
www.ti.com ........................................................................................................................................................................................... SLOS556NOVEMBER 2008  
Finally, the PWM section has an adjustable maximum modulation limit of 93.8% to 99.2%.  
For detailed description of using audio processing features like DRC and EQ, please refer to User's Guide and  
TAS570X GDE software development tool documentation. Also refer to GDE software development tool for  
device data path.  
I2C COMPATIBLE SERIAL CONTROL INTERFACE  
The TAS5707 DAP has an I2C serial control slave interface to receive commands from a system controller. The  
serial control interface supports both normal-speed (100-kHz) and high-speed (400-kHz) operations without wait  
states. As an added feature, this interface operates even if MCLK is absent.  
The serial control interface supports both single-byte and multi-byte read and write operations for status registers  
and the general control registers associated with the PWM.  
SERIAL INTERFACE CONTROL AND TIMING  
I2S Timing  
I2S timing uses LRCLK to define when the data being transmitted is for the left channel and when it is for the  
right channel. LRCLK is low for the left channel and high for the right channel. A bit clock running at 32, 48, or  
64 × fS is used to clock in the data. There is a delay of one bit clock from the time the LRCLK signal changes  
state to the first bit of data on the data lines. The data is written MSB first and is valid on the rising edge of bit  
clock. The DAP masks unused trailing data bit positions.  
2-Channel I2S (Philips Format) Stereo Input  
32 Clks  
32 Clks  
LRCLK (Note Reversed Phase)  
Right Channel  
Left Channel  
SCLK  
SCLK  
MSB  
LSB  
MSB  
LSB  
24-Bit Mode  
23 22  
9
5
1
8
4
0
5
1
4
1
0
23 22  
19 18  
15 14  
9
5
1
8
4
0
5
1
4
0
1
0
20-Bit Mode  
19 18  
0
16-Bit Mode  
15 14  
T0034-01  
NOTE: All data presented in 2s-complement form with MSB first.  
Figure 17. I2S 64-fS Format  
Copyright © 2008, Texas Instruments Incorporated  
Submit Documentation Feedback  
19  
Product Folder Link(s): TAS5707