SLOS563 – MARCH 2008
www.ti.com
RESET TIMING (RESET) AND POWER-ON RESET
Control signal parameters over recommended operating conditions (unless otherwise noted)
PARAMETER
t
d(VALID_LOW)
t
w(RESET)
t
d(START)
Time to assert VALID (reset to power stage) low
Pulse duration, RESET active
Time to start-up
MIN
TYP
300
1
13.5
MAX
UNIT
ns
ms
ms
RESET
Earliest time
that hard mute
could be exited
t
w(RESET)
VALID
t
d(START)
t
d(VALID_LOW)
£
300 ns
Start system
T0029-05
Figure 3. Reset Timing
When power is applied to DVDD, must be held low for at least 100
µs
after DVDD reaches 3.0 V.
DVDD
3.0 V
3.6 V
0V
RESET
100
m
s
Figure 4. Power-On Reset Timing
POWER-DOWN (PDN) TIMING
Control signal parameters over recommended operating conditions (unless otherwise noted)
PARAMETER
t
d(VALID_LOW)
t
d(STARTUP)
t
w
Time to assert VALID (reset to power stage) low
Device startup time
Minimum pulse duration required
MIN
TYP
725
120
800
MAX
UNIT
µs
ms
ns
PDN
t
w
VALID
t
d(VALID_LOW)
£
725
m
s
t
d(STARTUP)
T0030-04
Figure 5. Power-Down Timing
12
Product Folder Link(s):
Copyright © 2008, Texas Instruments Incorporated
TI [ TEXAS INSTRUMENTS ]
