欢迎访问ic37.com |
会员登录 免费注册
发布采购

SN74LVC245APWR 参数 Datasheet PDF下载

SN74LVC245APWR图片预览
型号: SN74LVC245APWR
PDF下载: 下载PDF文件 查看货源
内容描述: 八路总线收发器与3态输出 [OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS]
分类和应用: 总线收发器输出元件
文件页数/大小: 23 页 / 866 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号SN74LVC245APWR的Datasheet PDF文件第2页浏览型号SN74LVC245APWR的Datasheet PDF文件第3页浏览型号SN74LVC245APWR的Datasheet PDF文件第4页浏览型号SN74LVC245APWR的Datasheet PDF文件第5页浏览型号SN74LVC245APWR的Datasheet PDF文件第6页浏览型号SN74LVC245APWR的Datasheet PDF文件第7页浏览型号SN74LVC245APWR的Datasheet PDF文件第8页浏览型号SN74LVC245APWR的Datasheet PDF文件第9页  
www.ti.com
SCAS218U – JANUARY 1993 – REVISED FEBRUARY 2010
OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS
Check for Samples:
1
FEATURES
Operates From 1.65 V to 3.6 V
Inputs Accept Voltages to 5.5 V
Max t
pd
of 6.3 ns at 3.3 V
Typical V
OLP
(Output Ground Bounce)
<0.8 V at V
CC
= 3.3 V, T
A
= 25°C
Typical V
OHV
(Output V
OH
Undershoot)
>2 V at V
CC
= 3.3 V, T
A
= 25°C
I
off
Supports Partial-Power-Down Mode
Operation
Supports Mixed-Mode Signal Operation on All
Ports (5-V Input/Output Voltage With 3.3-V V
CC
)
Latch-Up Performance Exceeds 250 mA Per
JESD 17
ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 1000-V Charged-Device Model (C101)
DB, DGV, DW, N, NS, OR PW PACKAGE
(TOP VIEW)
DIR
A1
A2
A3
A4
A5
A6
A7
A8
GND
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
CC
OE
B1
B2
B3
B4
B5
B6
B7
B8
RGY PACKAGE
(TOP VIEW)
DIR
1
20
19
OE
18
B1
17
B2
16
B3
15
B4
14
B5
13
B6
12
B7
DESCRIPTION/ORDERING INFORMATION
This octal bus transceiver is designed for 1.65-V to
3.6-V V
CC
operation.
The SN74LVC245A is designed for asynchronous
communication between data buses. The device
transmits data from the A bus to the B bus or from
the B bus to the A bus, depending on the logic level
at the direction-control (DIR) input. The output-enable
(OE) input can be used to disable the device so the
buses effectively are isolated.
A1
A2
A3
A4
A5
A6
A7
A8
2
3
4
5
6
7
8
9
10
11
To ensure the high-impedance state during power up or power down, OE should be tied to V
CC
through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in
a mixed 3.3-V/5-V system environment.
This device is fully specified for partial-power-down applications using I
off
. The I
off
circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 1993–2010, Texas Instruments Incorporated
GND
B8
V
CC