SN74GTLP21395
TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS
WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY
SCES350C – JUNE 2001 – REVISED NOVEMBER 2001
APPLICATION INFORMATION
protocol
Bothasynchronousandisochronousdatatransfersaresupported. Theasynchronousformattransfersdataand
transaction layer information to an explicit address. The isochronous format broadcasts data based on channel
numbers rather than specific addressing. Isochronous packets are issued on the average of each 125 µs in
support of time-sensitive applications. Providing both asynchronous and isochronous formats on the same
interface allows both non-real-time and real-time critical applications on the same bus. The cable environment’s
tree topology is resolved during a sequence of events, triggered each time a new node is added or removed
from the network. This sequence starts with a bus reset phase, where previous information about a topology
is cleared. The tree ID sequence determines the actual tree structure, and a root node is dynamically assigned,
or it is possible to force a particular node to become the root. After the tree is formed, a self-ID phase allows
each node on the network to identify itself to all other nodes. During the self-ID process, each node is assigned
an address. After all the information has been gathered on each node, the bus goes into an idle state, waiting
for the beginning of the standard arbitration process.
The backplane physical layer shares some commonality with the cable physical layer. Common functions
include: bus-state determination, bus-access protocols, encoding and decoding functions, and synchronization
of received data to a local clock.
backplane features
25-, 50-, and 100-Mbps data rates for backplane environments
Live connection/disconnection possible without data loss or interruption
Configuration ROM and status registers supporting plug and play
Multidrop or point-to-point topologies supported.
Specified bandwidth assignments for real-time applications
applicability and typical application for IEEE 1394 backplane
The 1394 backplane serial bus (BPSB) plays a supportive role in backplane systems, specifically GTLP,
FutureBus+, VME64, and proprietary backplane bus systems. This supportive role can be grouped into three
categories:
Diagnostics
–
–
–
Alternate control path to the parallel backplane bus
Test, maintenance, and troubleshooting
Software debug and support interface
System enhancement
–
–
–
–
Fault tolerance
Live insertion
CSR access
Auxiliary 2-bit bus with a 64-bit address space to the parallel backplane bus
Peripheral monitoring
–
Monitoring of peripherals (disk drives, fans, power supplies, etc.) in conjunction with another externally
wired monitor bus, such as defined by the Intelligent Platform Management Interface (IPMI)
The 1394 backplane physical layer (PHY) and the SN74GTLP21395 provide a cost-effective way to add
high-speed 1394 connections to every daughter card in almost any backplane. More information on the
backplane PHY devices and how to implement the 1394 standard in backplane and cable applications can be
found at www.ti.com/sc/1394.
13
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265