SPNS174
–
SEPTEMBER 2011
4.16.2 Default DMA Request Map
The DMA module on this microcontroller has 16 channels and up to 32 hardware DMA requests. The
module contains DREQASIx registers which are used to map the DMA requests to the DMA channels. By
default, channel 0 is mapped to request 0, channel 1 to request 1, and so on.
Some DMA requests have multiple sources, as shown in
The application must ensure that
only one of these DMA request sources is enabled at any time.
Table 4-32. DMA Request Line Connection
Modules
MIBSPI1
MIBSPI1
SPI2
SPI2
MIBSPI1 / MIBSPI3 / DCAN2
MIBSPI1 / MIBSPI3 / DCAN2
DCAN1 / MIBSPI5
MIBADC1 / MIBSPI5
MIBSPI1 / MIBSPI3 / DCAN1
MIBSPI1 / MIBSPI3 / DCAN2
MIBADC1 / I2C / MIBSPI5
MIBADC1 / I2C / MIBSPI5
RTI / MIBSPI1 / MIBSPI3
RTI / MIBSPI1 / MIBSPI3
MIBSPI3 / USB Device / MibADC2 / MIBSPI5
MIBSPI3 / USB Device / MIBSPI5
MIBSPI1 / MIBSPI3 / DCAN1 / MibADC2
MIBSPI1 / MIBSPI3 / DCAN3 / MibADC2
RTI / USB Device / MIBSPI5
RTI / USB Device / MIBSPI5
N2HET1 / N2HET2 / DCAN3
N2HET1 / N2HET2 / DCAN3
MIBSPI1 / MIBSPI3 / MIBSPI5
MIBSPI1 / MIBSPI3 / MIBSPI5
N2HET1 / N2HET2 / SPI4 / MIBSPI5
N2HET1 / N2HET2 / SPI4 / MIBSPI5
CRC / MIBSPI1 / MIBSPI3
CRC / MIBSPI1 / MIBSPI3
LIN / USB Device / MIBSPI5
LIN / USB Device / MIBSPI5
MIBSPI1 / MIBSPI3 / SCI / MIBSPI5
DMA Request Sources
MIBSPI1[1]
(1)
MIBSPI1[0]
(2)
DMA Request
DMAREQ[0]
DMAREQ[1]
DMAREQ[2]
DMAREQ[3]
DMAREQ[4]
DMAREQ[5]
DMAREQ[6]
DMAREQ[7]
DMAREQ[9]
DMAREQ[10]
DMAREQ[11]
DMAREQ[12]
DMAREQ[13]
DMAREQ[14]
DMAREQ[15]
DMAREQ[16]
DMAREQ[17]
DMAREQ[18]
DMAREQ[19]
DMAREQ[20]
DMAREQ[21]
DMAREQ[22]
DMAREQ[23]
DMAREQ[24]
DMAREQ[25]
DMAREQ[26]
DMAREQ[27]
DMAREQ[28]
DMAREQ[29]
DMAREQ[30]
DMAREQ[8]
SPI2 receive
SPI2 transmit
MIBSPI1[2] / MIBSPI3[2] / DCAN2 IF3
MIBSPI1[3] / MIBSPI3[3] / DCAN2 IF2
DCAN1 IF2 / MIBSPI5[2]
MIBADC1 event / MIBSPI5[3]
MIBSPI1[4] / MIBSPI3[4] / DCAN1 IF1
MIBSPI1[5] / MIBSPI3[5] / DCAN2 IF1
MIBADC1 G1 / I2C receive / MIBSPI5[4]
MIBADC1 G2 / I2C transmit / MIBSPI5[5]
RTI DMAREQ0 / MIBSPI1[6] / MIBSPI3[6]
RTI DMAREQ1 / MIBSPI1[7] / MIBSPI3[7]
MIBSPI3[1]
(1)
/ USB_FUNC.DMATXREQ_ON[0] /
MibADC2 event / MIBSPI5[6]
MIBSPI3[0]
(2)
/ USB_FUNC.DMARXREQ_ON[0] /
MIBSPI5[7]
MIBSPI1[8] / MIBSPI3[8] / DCAN1 IF3 / MibADC2 G1
MIBSPI1[9] / MIBSPI3[9] / DCAN3 IF1 / MibADC2 G2
RTI DMAREQ2 / USB_FUNC.DMATXREQ_ON[1] /
MIBSPI5[8]
RTI DMAREQ3 / USB_FUNC.DMARXREQ_ON[1] /
MIBSPI5[9]
N2HET1 DMAREQ[4] / N2HET2 DMAREQ[4] / DCAN3
IF2
N2HET1 DMAREQ[5] / N2HET2 DMAREQ[5] / DCAN3
IF3
MIBSPI1[10] / MIBSPI3[10] / MIBSPI5[10]
MIBSPI1[11] / MIBSPI3[11] / MIBSPI5[11]
N2HET1 DMAREQ[6] / N2HET2 DMAREQ[6] / SPI4
receive / MIBSPI5[12]
N2HET1 DMAREQ[7] / N2HET2 DMAREQ[7] / SPI4
transmit / MIBSPI5[13]
CRC DMAREQ[0] / MIBSPI1[12] / MIBSPI3[12]
CRC DMAREQ[1] / MIBSPI1[13] / MIBSPI3[13]
LIN receive / USB_FUNC.DMATXREQ_ON[2] /
MIBSPI5[14]
LIN transmit / USB_FUNC.DMARXREQ_ON[2] /
MIBSPI5[15]
MIBSPI1[14] / MIBSPI3[14] / SCI receive /
MIBSPI5[1]
(1)
(1)
(2)
SPI1, SPI3, SPI5 receive in compatibility mode
SPI1, SPI3, SPI5 transmit in compatibility mode
System Information and Electrical Specifications
focus.ti.com:
95
Copyright
©
2011, Texas Instruments Incorporated
PRODUCT PREVIEW
TI [ TEXAS INSTRUMENTS ]
