MSP430G2955
MSP430G2855
MSP430G2755
SLAS800 –MARCH 2013
www.ti.com
USCI (UART Mode)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX UNIT
fUSCI
USCI input clock frequency
SMCLK, duty cycle = 50% ± 10%
fSYSTEM
MHz
Maximum BITCLK clock frequency
(equals baudrate in MBaud)(1)
UART receive deglitch time(2)
fmax,BITCLK
tτ
3 V
3 V
2
MHz
50
100
600
ns
(1) The DCO wake-up time must be considered in LPM3 and LPM4 for baud rates above 1 MHz.
(2) Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are
correctly recognized, their duration should exceed the maximum specification of the deglitch time.
USCI (SPI Master Mode)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 22 and
Figure 23)
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX UNIT
fUSCI
USCI input clock frequency
SOMI input data setup time
SOMI input data hold time
SIMO output data valid time
SMCLK, duty cycle = 50% ± 10%
fSYSTEM MHz
tSU,MI
3 V
3 V
3 V
75
0
ns
ns
tHD,MI
tVALID,MO
UCLK edge to SIMO valid, CL = 20 pF
20
ns
1/fUCxCLK
CKPL = 0
UCLK
CKPL = 1
tLO/HI
tLO/HI
tSU,MI
tHD,MI
SOMI
SIMO
tHD,MO
tVALID,MO
Figure 22. SPI Master Mode, CKPH = 0
1/fUCxCLK
CKPL = 0
UCLK
CKPL = 1
tLO/HI
tLO/HI
tHD,MI
tSU,MI
SOMI
SIMO
tHD,MO
tVALID,MO
Figure 23. SPI Master Mode, CKPH = 1
34
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links: MSP430G2955 MSP430G2855 MSP430G2755