欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICL7135CNG4 参数 Datasheet PDF下载

ICL7135CNG4图片预览
型号: ICL7135CNG4
PDF下载: 下载PDF文件 查看货源
内容描述: 4 1月2号位精度的模拟数字转换器 [4 1/2-DIGIT PRECISION ANALOG-TO-DIGITAL CONVERTERS]
分类和应用: 转换器
文件页数/大小: 16 页 / 449 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号ICL7135CNG4的Datasheet PDF文件第6页浏览型号ICL7135CNG4的Datasheet PDF文件第7页浏览型号ICL7135CNG4的Datasheet PDF文件第8页浏览型号ICL7135CNG4的Datasheet PDF文件第9页浏览型号ICL7135CNG4的Datasheet PDF文件第11页浏览型号ICL7135CNG4的Datasheet PDF文件第12页浏览型号ICL7135CNG4的Datasheet PDF文件第13页浏览型号ICL7135CNG4的Datasheet PDF文件第14页  
ꢀ ꢁꢂ ꢃꢄ ꢅ ꢆ ꢁꢇ ꢈ ꢂ ꢁ ꢃꢄ ꢅ ꢆ ꢁ  
ꢉ ꢄꢊ ꢋ ꢌꢍꢀ ꢎꢀ ꢈ ꢏꢐ ꢑꢁ ꢀꢒ ꢀ ꢓꢔ  
ꢕ ꢔꢕꢂ ꢓꢎꢌ ꢈꢓꢌꢍ ꢀ ꢎ ꢀꢈꢕꢂ ꢁꢓ ꢔꢖ ꢑ ꢐꢈꢑ ꢐꢒ  
SLAS074D − DECEMBER 1986 − REVISED SEPTEMBER 2003  
Minimum Clock Frequency  
The minimum clock frequency limitations result from capacitor leakage from the auto-zero and reference  
capacitors. Measurement cycles as high as 10 µs are not influenced by leakage error.  
Rejection of 50-Hz or 60-Hz Pickup  
To maximize the rejection of 50-Hz or 60-Hz pickup, the clock frequency should be chosen so that an integral  
multiple of 50-Hz or 60-Hz periods occur during the signal integrate phase. To achieve rejection of these signals,  
some clock frequencies that can be used are:  
50 Hz: 250, 166.66, 125, 100 kHz, etc.  
60 Hz: 300, 200, 150, 120, 100, 40, 33.33 kHz, etc.  
Zero-Crossing Flip-Flop  
This flip-flop interrogates the comparator’s zero-crossing status. The interrogation is performed after the  
previous clock cycle and the positive half of the ongoing clock cycle has occurred, so any comparator transients  
that result from the clock pulses do not affect the detection of a zero-crossing. This procedure delays the  
zero-crossing detection by one clock cycle. To eliminate the inaccuracy, which is caused by this delay, the  
counter is disabled for one clock cycle at the beginning of the deintegrate phase. Therefore, when the  
zero-crossing is detected one clock cycle later than the zero-crossing actually occurs, the correct number of  
counts is displayed.  
Noise  
The peak-to-peak noise around zero is approximately 15 µV (peak-to-peak value not exceeded 95% of the  
time). Near full scale, this value increases to approximately 30 µV. Much of the noise originates in the auto-zero  
loop, and is proportional to the ratio of the input signal to the reference.  
Analog and Digital Grounds  
For high-accuracy applications, ground loops must be avoided. Return currents from digital circuits must not  
be sent to the analog ground line.  
Power Supplies  
The ICL7135C and TLC7135C are designed to work with 5-V power supplies. However, 5-V operation is  
possible when the input signal does not vary more than 1.5 V from midsupply.  
10  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265