欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM3352BZCZD80 参数 Datasheet PDF下载

AM3352BZCZD80图片预览
型号: AM3352BZCZD80
PDF下载: 下载PDF文件 查看货源
内容描述: 的Sitara AM335x ARM Cortex-A8的微处理器(MPU ) [Sitara AM335x ARM Cortex-A8 Microprocessors (MPUs)]
分类和应用: 微控制器和处理器外围集成电路微处理器时钟
文件页数/大小: 236 页 / 2887 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号AM3352BZCZD80的Datasheet PDF文件第39页浏览型号AM3352BZCZD80的Datasheet PDF文件第40页浏览型号AM3352BZCZD80的Datasheet PDF文件第41页浏览型号AM3352BZCZD80的Datasheet PDF文件第42页浏览型号AM3352BZCZD80的Datasheet PDF文件第44页浏览型号AM3352BZCZD80的Datasheet PDF文件第45页浏览型号AM3352BZCZD80的Datasheet PDF文件第46页浏览型号AM3352BZCZD80的Datasheet PDF文件第47页  
AM3359, AM3358, AM3357  
AM3356, AM3354, AM3352  
www.ti.com  
ZCE BALL  
SPRS717F OCTOBER 2011REVISED APRIL 2013  
Table 2-7. Ball Characteristics (ZCE and ZCZ Packages) (continued)  
BALL RESET  
REL. STATE  
[7]  
BUFFER  
STRENGTH  
(mA) [11]  
PULLUP  
/DOWN TYPE  
[12]  
ZCZ BALL  
TYPE BALL RESET  
RESET REL. ZCE POWER / HYS  
MODE [8] ZCZ POWER [9] [10]  
PIN NAME [2]  
RTC_PWRONRSTn  
RTC_XTALIN  
SIGNAL NAME [3]  
MODE [4]  
I/O CELL [13]  
LVCMOS  
NUMBER [1] NUMBER [1]  
[5]  
STATE [6]  
B7  
B5  
RTC_PORz  
OSC1_IN  
0
I
Z
H
Z
Z
Z
0
0
0
7
VDDS_RTC /  
VDDS_RTC  
Yes  
Yes  
NA  
NA  
NA  
A6  
A6  
0
0
I
H
Z
VDDS_RTC /  
VDDS_RTC  
NA  
PU (1)  
NA  
LVCMOS  
(22)  
(22)  
A5  
A4  
RTC_XTALOUT  
SPI0_SCLK  
OSC1_OUT  
O
VDDS_RTC /  
VDDS_RTC  
NA (14)  
6
LVCMOS  
A18  
A17  
spi0_sclk  
uart2_rxd  
I2C2_SDA  
ehrpwm0A  
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
I/O  
I
H
VDDSHV6 /  
VDDSHV6  
Yes  
PU/PD  
LVCMOS  
I/OD  
O
pr1_uart0_cts_n  
pr1_edio_sof  
EMU2  
I
O
I/O  
I/O  
I/O  
I
gpio0_2  
A17  
B16  
B18  
A16  
C15  
B17  
SPI0_CS0  
SPI0_CS1  
SPI0_D0  
spi0_cs0  
Z
Z
Z
H
H
H
7
7
7
VDDSHV6 /  
VDDSHV6  
Yes  
Yes  
Yes  
6
6
6
PU/PD  
PU/PD  
PU/PD  
LVCMOS  
LVCMOS  
LVCMOS  
mmc2_sdwp  
I2C1_SCL  
I/OD  
I
ehrpwm0_synci  
pr1_uart0_txd  
pr1_edio_data_in1  
pr1_edio_data_out1  
gpio0_5  
O
I
O
I/O  
I/O  
I
spi0_cs1  
VDDSHV6 /  
VDDSHV6  
uart3_rxd  
eCAP1_in_PWM1_out  
mmc0_pow  
xdma_event_intr2  
mmc0_sdcd  
EMU4  
I/O  
O
I
I
I/O  
I/O  
I/O  
O
gpio0_6  
spi0_d0  
VDDSHV6 /  
VDDSHV6  
uart2_txd  
I2C2_SCL  
I/OD  
O
ehrpwm0B  
pr1_uart0_rts_n  
pr1_edio_latch_in  
EMU3  
O
I
I/O  
I/O  
gpio0_3  
Copyright © 2011–2013, Texas Instruments Incorporated  
Terminal Description  
43  
Submit Documentation Feedback  
Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352  
 
 
 
 
 
 
 
 复制成功!