欢迎访问ic37.com |
会员登录 免费注册
发布采购

73S8014RN-ILR/F 参数 Datasheet PDF下载

73S8014RN-ILR/F图片预览
型号: 73S8014RN-ILR/F
PDF下载: 下载PDF文件 查看货源
内容描述: 智能卡接口 [Smart Card Interface]
分类和应用: 微控制器和处理器外围集成电路uCs集成电路uPs集成电路光电二极管信息通信管理
文件页数/大小: 28 页 / 403 K
品牌: TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
 浏览型号73S8014RN-ILR/F的Datasheet PDF文件第6页浏览型号73S8014RN-ILR/F的Datasheet PDF文件第7页浏览型号73S8014RN-ILR/F的Datasheet PDF文件第8页浏览型号73S8014RN-ILR/F的Datasheet PDF文件第9页浏览型号73S8014RN-ILR/F的Datasheet PDF文件第11页浏览型号73S8014RN-ILR/F的Datasheet PDF文件第12页浏览型号73S8014RN-ILR/F的Datasheet PDF文件第13页浏览型号73S8014RN-ILR/F的Datasheet PDF文件第14页  
73S8014RN Data Sheet  
DS_8014RN_014  
Symbol  
Parameter  
Condition  
Min  
Nom  
Max  
Unit  
Interface Requirements – Data Signals: I/O and Host Interfaces: I/OUC.  
ISHORTL, ISHORTH, and VINACT requirements do not pertain to I/OUC.  
I
OH =0  
0.9 VDD  
0.75 VDD  
0.9 VCC  
VDD+0.1  
VDD+0.1  
VCC+0.1  
V
V
V
Output level, high (I/OUC)  
IOH = -40μA  
VOH  
IOH =0  
Output level, high (I/O)  
IOH = -40μA (VCC  
=
0.75 VCC  
VCC+0.1  
V
3/5V)  
Output level, low (I/OUC)  
Output level, low (I/O)  
IOL=1mA  
Vcc = 5V  
Vcc = 3V  
0.3  
0.45  
0.2  
V
V
VOL  
V
VDD+0.30  
VCC+0.30  
0.8  
Input level, high (I/OUC)  
Input level, high (I/O)  
Input level, low  
0.6 VDD  
0.6 VCC  
-0.3  
V
VIH  
V
V
VIL  
Input level, low (I/O)  
Vcc = 5V, 3V  
IOL = 0  
-0.3  
0.8  
V
0.1  
V
Output voltage when outside  
of session  
VINACT  
IOL = 1mA  
VIH = VCC  
VIL = 0  
0.3  
V
ILEAK  
IIL  
Input leakage  
10  
μA  
mA  
Input current, low  
0.65  
For output low,  
shorted to VCC  
through 33 Ω  
ISHORTL  
Short circuit output current  
15  
mA  
For output high,  
shorted to ground  
through 33 Ω  
ISHORTH  
Short circuit output current  
Output rise time, fall times  
15  
mA  
ns  
CL = 80pF, 10% to  
90%.  
tR, tF  
100  
tIR, tIF  
RPU  
Input rise, fall times  
Internal pull-up resistor  
Maximum data rate  
1
14  
1
μs  
kΩ  
Output stable for  
>400ns  
8
11  
MHz  
FDMAX  
TFDIO  
Delay, I/O to I/OUC, I/OUC to  
I/O, (respectively falling edge  
to falling edge and rising  
edge to rising edge)  
Edge from master to  
slave, measured at  
50%  
60  
100  
15  
200  
ns  
TRDIO  
CIN  
ns  
Input capacitance  
10  
pF  
10  
Rev. 1.0