欢迎访问ic37.com |
会员登录 免费注册
发布采购

73S8009R 参数 Datasheet PDF下载

73S8009R图片预览
型号: 73S8009R
PDF下载: 下载PDF文件 查看货源
内容描述: 低成本通用智能卡接口 [Low Cost Versatile Smart Card Interface]
分类和应用:
文件页数/大小: 23 页 / 337 K
品牌: TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
 浏览型号73S8009R的Datasheet PDF文件第6页浏览型号73S8009R的Datasheet PDF文件第7页浏览型号73S8009R的Datasheet PDF文件第8页浏览型号73S8009R的Datasheet PDF文件第9页浏览型号73S8009R的Datasheet PDF文件第11页浏览型号73S8009R的Datasheet PDF文件第12页浏览型号73S8009R的Datasheet PDF文件第13页浏览型号73S8009R的Datasheet PDF文件第14页  
73S8009R Data Sheet  
DS_8009R_056  
Max Unit  
Symbol Parameter  
Condition  
Min  
Nom  
Interface Requirements – Data Signals: I/O, AUX1, AUX2, and host interfaces: I/OUC, AUX1UC,  
AUX2UC. ISHORTL, ISHORTH, and VINACT requirements do not pertain to I/OUC, AUX1UC, AUX2UC.  
VOH  
Output level, high (I/O,  
AUX1, AUX2)  
0.9 * VCC  
0.75 * VCC  
0.9 * VDD  
0.75 * VDD  
VCC+0.1  
VCC+0.1  
VDD+0.1  
VDD+0.1  
0.15 * VCC  
V
IOH = 0 µA  
IOH = -40 µA  
IOH = 0 µA  
IOH = -40 µA  
IOL = 1 mA  
VOH  
Output level, high (I/OUC,  
AUX1UC, AUX2UC)  
V
VOL  
VOL  
VIH  
Output level, low (I/O,  
AUX1, AUX2)  
V
V
V
V
V
V
V
Output level, low (I/OUC, IOL = 1 mA  
AUX1UC, AUX2UC)  
0.6 * VCC  
1.8  
0.3  
Input level, high (I/O,  
AUX1, AUX2)  
VCC+0.30  
VDD+0.30  
0.2 * VCC  
0.8  
VIH  
Input level, high (I/OUC,  
AUX1UC, AUX2UC)  
VIL  
Input level, low (I/O,  
AUX1, AUX2)  
-0.15  
-0.3  
VIL  
Input level, low (I/OUC,  
AUX1UC, AUX2UC)  
VINACT  
Output voltage when  
outside of session  
IOL = 0  
0.1  
0.3  
10  
IOL = 1 mA  
VIH = VCC  
VIL = 0  
ILEAK  
IIL  
Input leakage  
µA  
Input current, low (I/O,  
AUX1, AUX2)  
0.65  
mA  
IIL  
Input current, low (I/OUC, VIL = 0  
AUX1UC, AUX2UC)  
0.7  
15  
mA  
mA  
mA  
ns  
ISHORTL Short circuit output  
current  
For output low, shorted to  
VCC through 33 Ω  
ISHORTH Short circuit output  
current  
For output high, shorted to  
ground through 33 Ω  
15  
tR, tF  
Output rise time, fall time For I/O, AUX1, AUX2,  
CL = 80 pF, 10% to 90%.  
100  
For I/OUC, AUX1UC,  
AUX2UC, CL=50 pF, 10%  
to 90%.  
tIR, tIF  
RPU  
Input rise, fall times  
8
11  
1
14  
1
µs  
Internal pull-up resistor  
Maximum data rate  
Output stable for >200 ns  
kΩ  
MHz  
FDMAX  
TFDIO  
Delay, I/O to I/OUC, AUX1 Edge from master to slave  
60  
100  
200  
ns  
to AUX1UC, AUX2 to  
AUX2UC, I/OUC to I/O,  
AUX1UC to AUX1,  
AUX2UC to AUX2  
measured at 50% point  
TRDIO  
25  
90  
(respectively falling edge  
to falling edge and rising  
edge to rising edge)  
CIN  
10  
Input capacitance  
10  
pF  
Rev. 1.3