欢迎访问ic37.com |
会员登录 免费注册
发布采购

73S1217F-IMR/F 参数 Datasheet PDF下载

73S1217F-IMR/F图片预览
型号: 73S1217F-IMR/F
PDF下载: 下载PDF文件 查看货源
内容描述: 总线供电80515的系统级芯片, USB , ISO 7816 / EMV ,密码键盘和更多 [Bus-Powered 80515 System-on-Chip with USB, ISO 7816 / EMV, PINpad and More]
分类和应用: 多功能外围设备微控制器和处理器时钟
文件页数/大小: 140 页 / 1066 K
品牌: TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
 浏览型号73S1217F-IMR/F的Datasheet PDF文件第19页浏览型号73S1217F-IMR/F的Datasheet PDF文件第20页浏览型号73S1217F-IMR/F的Datasheet PDF文件第21页浏览型号73S1217F-IMR/F的Datasheet PDF文件第22页浏览型号73S1217F-IMR/F的Datasheet PDF文件第24页浏览型号73S1217F-IMR/F的Datasheet PDF文件第25页浏览型号73S1217F-IMR/F的Datasheet PDF文件第26页浏览型号73S1217F-IMR/F的Datasheet PDF文件第27页  
DS_1217F_002  
73S1217F Data Sheet  
1.6 Instruction Set  
All instructions of the generic 8051 microcontroller are supported. A complete list of the instruction set  
and of the associated op-codes is contained in the 73S12xxF Software User’s Guide.  
1.7 Peripheral Descriptions  
1.7.1 Oscillator and Clock Generation  
The 73S1217F has two oscillator circuits; one for the main CPU clock and another for the RTC. The  
main oscillator circuit is designed to operate with various crystal or external clock frequencies. An  
internal divider working in conjunction with a PLL and VCO provides a 96MHz internal clock within the  
73S1217F. 96 MHz is the required frequency for proper operation of specific peripheral blocks such as  
the USB, specific timers, ISO 7816 UART and interfaces, Step-up converter, and keypad. The clock  
generation and control circuits are shown in Figure 3.  
MCount(2:0)  
X12IN  
HOSCen  
USBCKenb  
HIGH  
XTAL  
OSC  
HCLK  
12.00MHz  
M DIVIDER  
/(2*N + 4)  
12.00MHz  
USBCLK  
div 2  
48MHz  
X12OUT  
X32IN  
DIVIDER  
/2930  
LOW  
XTAL  
OSC  
Phase  
Freq  
DET  
32768Hz  
MCLK  
96MHz  
VCO  
LMCLK=32765Hz  
X32OUT  
RTCCLK  
Mux  
LCLK=32768Hz  
KEYCLK  
1kHz  
DIV  
32  
32KOSCenb  
CPU CLOCK  
DIVIDER  
6 bits  
1.5-48MHz  
7.386MHz  
ICLK  
7.386MHz  
CPUCKDiv  
MPU CLOCK - CPCLK  
3.6923MHz  
I2CCLK  
DIVIDE  
by 120  
400kHz  
I2C_2x  
800kHz  
CLK1M  
DIVIDE  
by 96  
1MHz  
SMART CARD LOGIC  
BLOCK CLOCK  
SCCLK  
SC/SCE  
CLOCK  
Prescaler 6bits  
SEL  
ETU CLOCK  
ETUCLK  
SCECLK  
SCLK  
CLOCK  
Prescaler 6bits  
DIVIDER  
12 bits  
SELSC  
See SC Clock descriptions for more accurate diagram  
SCCKenb  
Figure 3: Clock Generation and Control Circuits  
Rev. 1.2  
23  
 
 
 复制成功!